
FPGA - Field Programmable Gate Array 640 LUTs 80 IO 1.2V 2 Spd
| Parameter Name | Attribute value |
| Is it lead-free? | Lead free |
| Is it Rohs certified? | conform to |
| Maker | Lattice |
| package instruction | LFBGA, BGA132,14X14,20 |
| Reach Compliance Code | compliant |
| ECCN code | EAR99 |
| JESD-30 code | S-PBGA-B132 |
| JESD-609 code | e1 |
| length | 8 mm |
| Humidity sensitivity level | 3 |
| Number of entries | 80 |
| Number of logical units | 640 |
| Output times | 80 |
| Number of terminals | 132 |
| Maximum operating temperature | 85 °C |
| Minimum operating temperature | |
| Package body material | PLASTIC/EPOXY |
| encapsulated code | LFBGA |
| Encapsulate equivalent code | BGA132,14X14,20 |
| Package shape | SQUARE |
| Package form | GRID ARRAY, LOW PROFILE, FINE PITCH |
| Peak Reflow Temperature (Celsius) | 250 |
| power supply | 1.2 V |
| Programmable logic type | FIELD PROGRAMMABLE GATE ARRAY |
| Certification status | Not Qualified |
| Maximum seat height | 1.35 mm |
| Maximum supply voltage | 1.26 V |
| Minimum supply voltage | 1.14 V |
| Nominal supply voltage | 1.2 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | OTHER |
| Terminal surface | Tin/Silver/Copper (Sn/Ag/Cu) |
| Terminal form | BALL |
| Terminal pitch | 0.5 mm |
| Terminal location | BOTTOM |
| Maximum time at peak reflow temperature | 30 |
| width | 8 mm |