OR2T15A6M84-D datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> OR2T15A6M84-D

OR2T15A6M84-D: DescriptionFPGA - Field Programmable Gate Array 1600 LUT 307 I/O; CategoryProgrammable logic devices Programmable logic; File Size1MB，200 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric Compare View All

OR2T15A6M84-D Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	OR2T15A6M84-D	-	-	View	Buy Now

OR2T15A6M84-D Overview

FPGA - Field Programmable Gate Array 1600 LUT 307 I/O

OR2T15A6M84-D Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Lattice
Parts packaging code	LCC
package instruction	PLASTIC, LCC-84
Contacts	84
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	MAXIMUM USABLE GATES 44200
Combined latency of CLB-Max	1.4 ns
JESD-30 code	S-PQCC-J84
JESD-609 code	e0
length	29.083 mm
Humidity sensitivity level	3
Configurable number of logic blocks	400
Equivalent number of gates	19200
Number of entries	62
Number of logical units	1600
Output times	62
Number of terminals	84
Maximum operating temperature	70 °C
Minimum operating temperature
organize	400 CLBS, 19200 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC84,1.2SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225
power supply	3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	29.083 mm

Preview

Download Datasheet

View All

ORCA™ Series 2 Device Datasheet

June 2010

Select Devices Discontinued!

Product Change Notifications (PCNs) have been issued to discontinue select devices in

this data sheet.

The original datasheet pages have not been modified and do not reflect those changes.

Please refer to the table below for reference PCN and current product status.

Product Line

Ordering Part Number

OR2C04A4T100-DB

OR2C04A3T100I-DB

OR2C04A4T144-DB

OR2C04A3T144I-DB

OR2C04A4J160-DB

OR2C04A4S208-DB

OR2C06A4T100-DB

OR2C06A4T144-DB

OR2C06A3T144I-DB

OR2C06A4J160-DB

OR2C06A3J160I-DB

OR2C06A4S208-DB

OR2C06A3S208I-DB

OR2C06A3S240I-DB

OR2C06A4BA256-DB

OR2C06A3BA256I-DB

OR2C08A3J160I-DB

OR2C08A4S208-DB

OR2C08A3S208I-DB

OR2C08A3S240I-DB

OR2C08A3M84I-D

OR2C10A4J160-DB

OR2C10A3J160I-DB

OR2C10A4S208-DB

OR2C10A3BA256I-DB

OR2C10A4BA352-DB

OR2C10A3BA352I-DB

OR2C12A3S208-DB

OR2C12A4S208-DB

OR2C12A3S208I-DB

OR2C12A3S240-DB

OR2C12A4S240-DB

OR2C12A3S240I-DB

Product Status

Reference PCN

OR2C04A

Discontinued

PCN#02-06

OR2C06A

Discontinued

PCN#02-06

OR2C08A

Discontinued

PCN#02-06

OR2C10A

Discontinued

PCN#02-06

OR2C12A

Discontinued

PCN#02-06

5555 N.E. Moore Ct.

Hillsboro, Oregon 97124-6421 Phone (503) 268-8000

Internet: http://www.latticesemi.com

FAX (503) 268-8347

OR2T15A6M84-D Related Products

	OR2T15A6M84-D	OR2T10A5J160-DB	OR2C15A3BA256I-DB	OR2C12A4S240-DB	OR2T15A6BA256-DB	OR2C26A4PS304-DB	OR2T15A6BA352I-DB
Description	FPGA - Field Programmable Gate Array 1600 LUT 307 I/O			FPGA - Field Programmable Gate Array Use ECP/EC or XP	FPGA - Field Programmable Gate Array 1600 LUT 307 I/O	FPGA - Field Programmable Gate Array Use ECP/EC or XP	FPGA - Field Programmable Gate Array 1600 LUT 307 I/O
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	LCC	QFP	BGA	QFP	BGA	QFP	BGA
package instruction	PLASTIC, LCC-84	QFP-160	PLASTIC, BGA-256	SQFP-240	PLASTIC, BGA-256	SQFP-304	PLASTIC, BGA-352
Contacts	84	160	256	240	256	304	352
Reach Compliance Code	unknown	unknown	not_compliant	not_compliant	not_compliant	not_compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Other features	MAXIMUM USABLE GATES 44200	MAXIMUM USABLE GATES 28300	MAXIMUM USABLE GATES 44200	MAXIMUM USABLE GATES 35800	MAXIMUM USABLE GATES 44200	MAXIMUM USABLE GATES 63600	MAXIMUM USABLE GATES 44200
Combined latency of CLB-Max	1.4 ns	1.8 ns	2.9 ns	2.2 ns	1.4 ns	2.2 ns	1.4 ns
JESD-30 code	S-PQCC-J84	S-PQFP-G160	S-PBGA-B256	S-PQFP-G240	S-PBGA-B256	S-PQFP-G304	S-PBGA-B352
length	29.083 mm	28 mm	27 mm	32 mm	27 mm	40 mm	35 mm
Configurable number of logic blocks	400	256	400	324	400	576	400
Equivalent number of gates	19200	12300	19200	15600	19200	27600	19200
Number of entries	62	126	223	192	211	252	286
Number of logical units	1600	1024	1600	1296	1600	2304	1600
Output times	62	126	223	192	211	252	286
Number of terminals	84	160	256	240	256	304	352
Maximum operating temperature	70 °C	70 °C	85 °C	70 °C	70 °C	70 °C	85 °C
organize	400 CLBS, 19200 GATES	256 CLBS, 12300 GATES	400 CLBS, 19200 GATES	324 CLBS, 15600 GATES	400 CLBS, 19200 GATES	576 CLBS, 27600 GATES	400 CLBS, 19200 GATES
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	QFP	BGA	FQFP	BGA	FQFP	BGA
Encapsulate equivalent code	LDCC84,1.2SQ	QFP160,1.2SQ	BGA256,20X20,50	QFP240,1.3SQ,20	BGA256,20X20,50	HQFP304,1.7SQ,20	BGA352,26X26,50
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	FLATPACK	GRID ARRAY	FLATPACK, FINE PITCH	GRID ARRAY	FLATPACK, FINE PITCH	GRID ARRAY
power supply	3.3 V	3.3 V	5 V	5 V	3.3 V	5 V	3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	4.07 mm	2.32 mm	4.1 mm	2.32 mm	4.1 mm	2.54 mm
Maximum supply voltage	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal form	J BEND	GULL WING	BALL	GULL WING	BALL	GULL WING	BALL
Terminal pitch	1.27 mm	0.65 mm	1.27 mm	0.5 mm	1.27 mm	0.5 mm	1.27 mm
Terminal location	QUAD	QUAD	BOTTOM	QUAD	BOTTOM	QUAD	BOTTOM
width	29.083 mm	28 mm	27 mm	32 mm	27 mm	40 mm	35 mm
Maker	Lattice	-	Lattice	Lattice	-	Lattice	Lattice
JESD-609 code	e0	e0	-	e0	-	e0	e0
Humidity sensitivity level	3	3	3	3	3	3	-
Terminal surface	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	-	Tin/Lead (Sn85Pb15)	-	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn/Pb)

Recommended Resources

Power distribution circuit diagram

5V power isolation regulator circuit

Basic circuit diagram of LM2941C

Positive and negative 5V precision reference source circuit

Inverting adding circuit

Inverter circuit that can automatically stabilize voltage

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components