PI49FCT3807BSE datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> PI49FCT3807BSE

PI49FCT3807BSE: DescriptionClock Buffer 10 Output Non Inverting Clock; Categorylogic logic; File Size527KB，8 Pages; ManufacturerPericom Semiconductor Corporation (Diodes Incorporated); Websitehttps://www.diodes.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

PI49FCT3807BSE Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	PI49FCT3807BSE	-	-	View	Buy Now

PI49FCT3807BSE Overview

Clock Buffer 10 Output Non Inverting Clock

PI49FCT3807BSE Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Pericom Semiconductor Corporation (Diodes Incorporated)
Parts packaging code	SOIC
package instruction	SOP, SOP20,.4
Contacts	20
Reach Compliance Code	compliant
ECCN code	EAR99
series	FCT
Input adjustment	SCHMITT TRIGGER
JESD-30 code	R-PDSO-G20
length	12.8 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	LOW SKEW CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	20
Actual output times	10
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP20,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Prop。Delay @ Nom-Sup	3.8 ns
propagation delay (tpd)	3.8 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.35 ns
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.5 mm
minfmax	110 MHz

Preview

Download Datasheet

View All

PI49FCT3807

3.3V Fast CMOS Clock Driver

Features

3.3V version of PI49FCT807

Ultra low skew: 0.35ns

Low Input Capacitance

Minimum duty cycle distortion

1:10 fanout

High speed: 3.5ns propogation

TTL input and CMOS output compatible

– VOH =3.3V (typical)

– VOL =0.3V (typical)

• Industrial Temperature: –40°C to +85°C

• 3.3V ±10% operation

• Packaging (Pb-free & Green Available):

– 20-pin 300-mil wide SOIC (S)

– 20-pin 150-mil wide QSOP (Q)

– 20-pin 209-mil wide SSOP (H)

•

Description

Pericom Semiconductor’s PI49FCT3807 is a 3.3V 1-to-10 clock

driver. This low skew clock driver features one input and ten outputs

fanout. The large fanout from a single input line reduced loading

on input clock. TTL level outputs reduce noise levels on the part.

Typical applications are clock and signal distributon

Block Diagram

Pin Conﬁguration

GND

Pin Description

Pin Name

-B

GND

Input

Outputs

Ground

Power

Description

09-0005

PS7010F

11/16/09

PI49FCT3807BSE Related Products

	PI49FCT3807BSE	PI49FCT3807AQE
Description	Clock Buffer 10 Output Non Inverting Clock	Clock Buffer 10 Output Non Inverting Clock
Is it Rohs certified?	conform to	conform to
Maker	Pericom Semiconductor Corporation (Diodes Incorporated)	Pericom Semiconductor Corporation (Diodes Incorporated)
Parts packaging code	SOIC	QSOP
package instruction	SOP, SOP20,.4	SSOP, SSOP20,.25
Contacts	20	20
Reach Compliance Code	compliant	compliant
ECCN code	EAR99	EAR99
series	FCT	FCT
Input adjustment	SCHMITT TRIGGER	SCHMITT TRIGGER
JESD-30 code	R-PDSO-G20	R-PDSO-G20
length	12.8 mm	8.65 mm
Load capacitance (CL)	50 pF	50 pF
Logic integrated circuit type	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER
Number of functions	1	1
Number of terminals	20	20
Actual output times	10	10
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SSOP
Encapsulate equivalent code	SOP20,.4	SSOP20,.25
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260
power supply	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	3.8 ns	4 ns
propagation delay (tpd)	3.8 ns	4 ns
Certification status	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.35 ns	0.5 ns
Maximum seat height	2.65 mm	1.75 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING
Terminal pitch	1.27 mm	0.635 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	40
width	7.5 mm	3.9116 mm
minfmax	110 MHz	110 MHz

Recommended Resources

Thermal = electromagnetic long time delay overcurrent release circuit

Temperature controlled nickel-cadmium charger circuit

80W (peak power) fast band linear power amplifier circuit

Suitable for DC converter circuit diagram in multimeter b

50kHz FM optical receiving circuit

Computer motherboard circuit diagram 810 3_19

Why doesn't the buzzer sound?: module fp_verilog(clk,reset_n,fm); input clk,reset_n; output fm; reg fm; reg [19:0] counter; always@(posedge clk or negedge reset_n)if(!reset_n)counter=20'b0;elsebeginif(counter[19])beginfm=1'b1;count...; leomeng FPGA/CPLD

What are the wireless network protocols commonly used in embedded systems?: I am a newbie, I want to ask what are the commonly used embedded wireless network protocols? Give some specific examples, thank you....; milkcowboy Embedded System

[Repost] Things that hardware engineers should pay attention to in hardware development: Things that hardware engineers should pay attention to in hardware development (Abstract) When starting a hardware development project, the original driving force will come from many aspects, such as ...; linda_xia Analog electronics

SIP protocol in linux: From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) Group owner: wangkj...; 四季未央 FPGA/CPLD

Simple frequency meter design: [i=s] This post was last edited by paulhyde on 2014-9-15 09:30 [/i] I haven't studied hard, and now I'm really worried! Topic: Design of a simple frequency meter Requirements: Can measure frequencies ...; 彩虹孤雨 Electronics Design Contest

Sampling of input data at irregular times: I would like to ask how to sample data that is input at an uncertain time. For example, in a serial sequence detector, the first data is manually input one second after reset, the second data is input...; 渐渐 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components