EEWORLDEEWORLDEEWORLD

Part Number

Search

72831L15TF

Description
FIFO DUAL 2K X 9
Categorystorage   
File Size333KB,16 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

72831L15TF Online Shopping

Suppliers Part Number Price MOQ In stock  
72831L15TF - - View Buy Now

72831L15TF Overview

FIFO DUAL 2K X 9

72831L15TF Parametric

Parameter NameAttribute value
Product CategoryFIFO
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
Supply Voltage - Max5.5 V
Supply Voltage - Min4.5 V
Package / CaseTQFP-64
PackagingTube
Height1.4 mm
Length10 mm
Moisture SensitiveYes
Factory Pack Quantity80
Width10 mm
Unit Weight0.012720 oz
DUAL CMOS SyncFIFO™
DUAL 256 x 9, DUAL 512 x 9,
DUAL 1,024 x 9, DUAL 2,048 x 9,
DUAL 4,096 x 9, DUAL 8,192 x 9
IDT72801
IDT72811
IDT72821
IDT72831
IDT72841
IDT72851
FEATURES:
The IDT72801 is equivalent to two IDT72201 256 x 9 FIFOs
The IDT72811 is equivalent to two IDT72211 512 x 9 FIFOs
The IDT72821 is equivalent to two IDT72221 1,024 x 9 FIFOs
The IDT72831 is equivalent to two IDT72231 2,048 x 9 FIFOs
The IDT72841 is equivalent to two IDT72241 4,096 x 9 FIFOs
The IDT72851 is equivalent to two IDT72251 8,192 x 9 FIFOs
Offers optimal combination of large capacity, high speed,
design flexibility and small footprint
Ideal for prioritization, bidirectional, and width expansion
applications
10 ns read/write cycle time for the IDT72801/72811/72821/72831/
72841/72851
Separate control lines and data lines for each FIFO
Separate Empty, Full, Programmable Almost-Empty and Almost-
Full flags for each FIFO
Enable puts output data lines in high-impedance state
Space-saving 64-pin Thin Quad Flat Pack (TQFP) and Slim Thin
Quad Flatpack (STQFP)
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
DESCRIPTION:
The IDT72801/72811/72821/72831/72841/72851 are dual synchronous
(clocked) FIFOs. The device is functionally equivalent to two IDT72201/72211/
72221/72231/72241/72251 FIFOs in a single package with all associated
control, data, and flag lines assigned to separate pins.
Each of the two FIFOs (designated FIFO A and FIFO B) contained in the
IDT72801/72811/72821/72831/72841/72851 has a 9-bit input data port (DA0
- DA8, DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each
input port is controlled by a free-running clock (WCLKA, WCLKB), and two Write
Enable pins (WENA1, WENA2,
WENB1,
WENB2). Data is written into each of
the two arrays on every rising clock edge of the Write Clock (WCLKA, WCLKB)
when the appropriate write enable pins are asserted.
The output port of each FIFO bank is controlled by its associated clock pin
(RCLKA, RCLKB) and two Read Enable pins (RENA1,
RENA2, RENB1,
RENB2).
The Read Clock can be tied to the Write Clock for single clock operation
or the two clocks can run asynchronous of one another for dual clock operation.
An Output Enable pin (OEA,
OEB)
is provided on the read port of each FIFO
for three-state output control.
Each of the two FIFOs has two fixed flags, Empty (EFA,
EFB)
and Full (FFA,
FFB).
Two programmable flags, Almost-Empty (PAEA,
PAEB)
and Almost-Full
(PAFA,
PAFB),
are provided for each FIFO bank to improve memory utilization.
If not programmed, the programmable flags default to empty+7 for
PAEA
and
PAEB,
and full-7 for
PAFA
and
PAFB.
The IDT72801/72811/72821/72831/72841/72851 architecture lends itself
to many flexible configurations such as:
• 2-level priority data buffering
• Bidirectional operation
• Width expansion
• Depth expansion
These FIFOs is fabricated using high-performance submicron CMOS
technology.
FUNCTIONAL BLOCK DIAGRAM
WCLKA
WENA1
WENA2
DA0 - DA8
EFA
PAEA
PAFA
LDA
FFA
WCLKB
WENB1
WENB2
DB0 - DB8
LDB
INPUT REGISTER
OFFSET REGISTER
FLAG
LOGIC
INPUT REGISTER
OFFSET REGISTER
EFB
PAEB
PAFB
FFB
WRITE CONTROL
LOGIC
RAM ARRAY
256 x 9, 512 x 9,
1024 x 9, 2048 x 9,
4096 x 9, 8192 x 9
WRITE CONTROL
LOGIC
RAM ARRAY
256 x 9, 512 x 9,
1024 x 9, 2048 x 9,
4096 x 9, 8192 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RESET LOGIC
OUTPUT REGISTER
RSA
OEA
QA0 - QA8
RCLKA
RENA1
RENA2
RSB
OEB
QB0 - QB8
RCLKB
RENB1
RENB2
3034 drw 01
IDT, IDT logo and the
SyncFIFO
logo are registered trademarks of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE
©2013
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
MARCH 2013
DSC-3034/6
1
Who has the source code for the Lierda 9B96 development board?
If anyone has the source code of the Yierda 9B96 development board, please share it with me. [[i] This post was last edited by 0212009623 on 2011-4-3 16:19 [/i]]...
0212009623 Microcontroller MCU
Design of MSP430 vehicle detection circuit
[p=30, null, left][font=宋体][font=Verdana][size=3][color=#8b0000] As an important front-end part of traffic information collection, vehicle detectors are increasingly attracting attention from industry...
fish001 Microcontroller MCU
Why are the phenomena different when 430g2 is in simulation and offline mode?
My classmate gave me an emulation msp430g2 launchpad. I want to understand the principle of timer interrupt. It is written like this: void main(void) { WDTCTL=WDTPW+WDTHOLD; P1DIR|=BIT0+BIT6;//P1.0 le...
QQstone Microcontroller MCU
When using PICkit3 to burn the program on PIC32MX250F1828B, it prompts "Program memory is not blank. Faile...
When PIC32MX250F1828B uses PICkit3 to burn the program, it prompts Program memory is not blank.Failed to program deviceI don't know what the problem is. Is the microcontroller broken?...
chengfgc Microchip MCU
High-side driver MOSFET chip?
What are the high-side drive MOSFET chips in TI? For example, what are the chips with the same functions as the IR2125 chip? What are they in TI? :)...
dfl448866 Power technology
I need help with the problem that I can't access the Internet using Cellular Line under Windows Embedded CE6.0
I modified the MDD layer of RIL. After dialing, the GPRS module returned CONNECT. At this time, I returned RIL_NOTIFY_CONNECT in the MDD layer, which was wrong. What should be returned at this time? I...
Andy22 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2381  2413  1830  627  2834  48  49  37  13  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号