logo Training

Highlights of the 2014 Altera Cup College Student Electronic Design Competition

Total of 1 lesson ,9 minutes and 52 seconds
Profile

First place:
(1) Beidou Navigation System: Satellite signal reception and conversion, Altera SoC correctly processes and outputs positioning/time information.
(2) Target tracking platform: FPGA is responsible for rapid recognition, and the system also has a camera and VGA interface. When the target is acquired in the camera, the system will track the target and draw a pencil line on the flat surface. HPS is used for control and input and output.
(3) Automatic Rubik's Cube dismantling hand: FPGA is used for motor control and VGA interface output.
Gesture recognition system for medical use: Visual C++ and OpenCV libraries are used for desktop development, and FPGA is used to match CAM input and VGA output.

(4) Scanning and 3D scene reconstruction system: including FPGA, HDS, and analog-to-digital converter.

Works that won the Altera Cup:

    Signal generator, which supports standard signals, MATLAB files, and hand-drawn signals. The GUI, controls, and inputs all come from a Linux-based system.


You Might Like

Recommended Posts

MSP430G2553-PC communication protocol
[size=3][color=#252525]main.c[/color] [color=#252525]/****************************************************************************/[/color] [color=#252525]/**/[/color] [color=#252525]/*Copyright (c) 2
fish001 Microcontroller MCU
msp430 MCU ADC12 sampling voltage to 1602 display program
#include msp430x14x.h#include "Config.h" //Development board configuration header file, mainly configure IO port information#include "1602.c" static uchar Flag=0; //Flag variableuint TEMP=0; //ADC val
fish001 Microcontroller MCU
Beijing Mobile's rate cut is just a show?!
Regarding the rate cut by Beijing Mobile, Zhou Guangbin, deputy chief engineer of the Communication Policy Department of the Telecommunications Research Institute of the Ministry of Information Indust
xiaoxin RF/Wirelessly
How can I prevent EVC from automatically connecting to the device and downloading when building the program?
How can I prevent EVC from automatically connecting to the device and downloading when I build the program? That is, every time I build the program, EVC will always try to connect to the device and do
YANGYIHU Embedded System
CLK in FPGA Design
Timing is one of the three most important issues (timing, resource, power) that need to be considered in FPGA design. This document introduces setup time, hold time, time skew, etc. in detail. After r
wenhuawu FPGA/CPLD
Show off the boards that have accompanied me through the years
[font=微软雅黑][size=3][color=#000] In the development board replacement group (group number 309018200[/color][color=#000]), I saw that everyone was very interested in the development boards in their hand
eric_wang Talking
Recommended Content
Web users are watching Change
MoreHot Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号