• You can log in to your eeworld account to continue watching:
  • Mobile communication system-37
  • Login
  • Duration:47 minutes and 6 seconds
  • Date:2018/06/01
  • Uploader:量子阱
Introduction
keywords: mobile communications
Mobile Communication System allows senior students majoring in communication to become familiar with the basic concepts of mobile communication systems, master the system structure and signaling process of digital mobile communication systems represented by GSM and IS-95, the basic principles of wireless communication, and basic components. Network design methods, and understand the main key technologies and new technologies of mobile communications. Establish a solid and comprehensive basic knowledge of mobile communications for students' future work and study.
Unfold ↓

You Might Like

Recommended Posts

GPMC and FPGA
When using GPMC to communicate with FPGA, how should I access the memory of the FPGA device to get faster speed? Should I use copy_to_user or mmap?
aa421701136 DSP and ARM Processors
CC2538 (connect): Can not find ICE-Pick CC2650 cannot use JLINK
Some time ago, I bought CC2650STK (CC2650 SensorTag) version V1.3 at a forum activity. Today, I get this error when using Jlink debugging: Mon Aug 08, 2016 22:42:15: Fatal error: CC2538 (connect):Can
littleshrimp Wireless Connectivity
Is there a resource manager for EVC programming under WCE emulator? Where is it? Thanks!
Thank you all for this question! HOHO
luckyboy Embedded System
Help, we are making a DC-AC module, do you have a schematic diagram?
[i=s]This post was last edited by paulhyde on 2014-9-15 04:08[/i] There is also some knowledge about PWM and SPWM waves. I searched on Baidu but don’t quite understand how to get SPWM waves?
范宇橙 Electronics Design Contest
Several useful download articles in the process of learning Z-Stack
This article is worth referring to when learning Z-Stack. [[i] This post was last edited by lvhoujun on 2011-9-19 19:52 [/i]]
lvhoujun RF/Wirelessly
UCF Constraint Series - Pin Constraints
For example: module design_top(clk, A, B, C, D, E); endmodule Then NET "A" LOC = "E2" ; NET "B" LOC = "E3" | IOSTANDARD = SSTL2_II ; NET "C" LOC = "B15" ; NET "D" IOSTANDARD = SSTL2_II ; The above is
樱雅月 FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号