Training

Location:Training / Robot / Robotics / Kinematics and Inverse Kinematics

You can log in to your eeworld account to continue watching：
Kinematics and Inverse Kinematics
Login

Duration：1 hours and 15 seconds
Date：2018/10/12

Uploader：老白菜

Introduction

keywords： robot route plan dynamics

This course aims to provide professional knowledge in robotics and allow students to have an in-depth understanding of the connotation of robots. The course focuses on multi-axis robot systems and introduces in detail its definition, system architecture, static structure limitations, path planning, dynamics, control, and remote control. In terms of operations, robots and society, students taking the course need to practice a software robot simulation system.

Courseware download address http://download.eeworld.com.cn/download/%E8%80%81%E7%99%BD%E8%8F%9C/584196

You Might Like

Recommended Posts

Privileged Classmate 2020 Video Tutorial "Learning Verilog by Coding (FPGA Tools and Syntax)": B station video collection: https://www.bilibili.com/video/BV1Ve411x75W?from=searchseid=71364886936769315Whether it is digital IC design or FPGA development, Verilog is the most basic and important ne; ove学习使我快乐 FPGA/CPLD

Who has the inverter design related information and schematics, thank you: [email]zjjone1023@163.com[/email]; zjjone1023 Industrial Control Electronics

Analog Circuit Troubleshooting: [i=s]This post was last edited by qwqwqw2088 on 2021-11-1 08:18[/i]Analog circuit fault diagnosis is a very complex task. This book explains the common methods of analog circuit fault diagnosis, which; qwqwqw2088 Power technology

Can you guys help me see if this thing can be done with CPLD?: B in the figure is the ADC sampling chip, the sampling rate is 500K, each sampling value is 16 bits, and the ADC interface is a three-wire SPI interface.There are 10 ADCs in total. To combine the samp; dsp_comm FPGA/CPLD

Motor current sampling: [Ask if you don't understand] This is a partial circuit diagram of a motor driver that I recently came across. What I don't understand is [1] The output in the diagram is the current of one phase from; shaorc Integrated technical exchanges

Is it better to use the EMIF port or the HPI port of the DSP to transmit data from FPGA to DSP?: The data collected by AD is transmitted to FPGA, and then FPGA transmits it to DSP (TMS320C6416T). The data rate required for transmission is 12MByte/s.The DSP board is a development board from Hezhon; dsp_comm FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号