• You can log in to your eeworld account to continue watching:
  • Equipment control principle (Part 2)
  • Login
  • Duration:29 minutes and 42 seconds
  • Date:2018/10/21
  • Uploader:老白菜
Introduction
keywords: Linux operating system OS

(1) Operating system operating mechanism, interrupt/exception handling process, system calls and system usage interfaces. In class, we focus on explaining the operating mechanism of the operating system kernel function program, using analogies with daily life to explain the function of interrupts and implementation technology, using the actual operating system interface to demonstrate operating system utility programs, and allowing students to write a shell command interpreter in the after-school experiment. Understand system usage interfaces and use system calls in programming.

(2) Process concept, process switching and process scheduling. The actual operating system is used to demonstrate process creation and termination, and operating system tools are used to observe the properties of processes in the system and the rotation of processes. Classroom explanations emphasize the timing and methods of process scheduling switching, and multi-process programming is implemented in after-class experiments.
(3) Synchronous mutual exclusion primitives and applications. Heuristic explanation of the introduction of synchronized mutual exclusion primitives, some imperfect mutual exclusion implementations, guiding students to find out the shortcomings or errors of limited concurrency or inability to be mutually exclusive, and to find effective solutions. Use examples to repeatedly explain the application of primitives.
(4) Address translation and page replacement in paged virtual storage management. Put forward requirements from the perspective of user-friendly programming, introduce technology from the perspective of making full use of memory, and inspire students to understand the implementation of storage virtualization technology.
(5) The composition, function and interface of the driver, disk driver and request optimization, and caching technology. Use actual operating system driver files to enhance students' impressions, and use the operating system's delay or acceleration in reading and writing files and executing programs to illustrate disk request optimization and caching techniques.
(6) The directory structure and file storage and access permission mechanism of the file system. The file system is introduced by analogy with storage management, emphasizing the persistence characteristics of the file system, summarizing the security access mechanism of storage, and guiding students to understand operating system resource virtualization technology.
(7) Thread concept and thread implementation. The classroom uses actual operating systems to demonstrate threads, emphasizing the difference between threads and processes. The experiment advocates the use of threads for multi-programming, and compares the cost and security differences between multi-thread and multi-process programming.

Unfold ↓

You Might Like

Recommended Posts

I would like to ask: M88 fuse setting problem, I want to set the reset pin of PORTC6 to I/O mode, how to set it?
? RESET/PCINT14 – Port C, Bit 6 RESET, reset pin: When the fuse bit RSTDISBL is programmed, this pin is used as a normal I/O pin. At this time, the power-on reset and BOD reset circuits inside the chi
qiyuan775 Embedded System
430 wind and solar system
Dear masters:I recently wanted to use 430 to do a project, and I thought of using LED lights as the load of the scenery system.Please help me analyze whether this project is innovative. In addition, w
sunxg Microcontroller MCU
I found that the playback speed of 91program's gif animation class is too slow. Is there any solution?
My environment is WinCE5.0. I used the gif animation class from the 91program blog: http://blog.eeworld.net/91program/archive/2007/12/06/1920524.aspx. When playing the animation, I found that the play
天津MC Embedded System
Design and Implementation of Xilinx PCI Express Core Bus Interface Master DMA
Xilinx's Virtex-5/6/7 series FPGAs provide PCIE IP cores, which solidify the relevant designs of the physical layer and data link layer in the core and open the transaction layer interface to users. W
happyeveryday FPGA/CPLD
【Silicon Labs Development Kit Review 01】+_PG22 Preliminary Study
[i=s]This post was last edited by jone5 on 2021-7-27 21:58[/i]The purpose of applying for this kit is to make a tooling fixture, with the goal of understanding the chip's additional clock, IO, ADC, PW
jone5 Development Kits Review Area
About Graduate Supervisors
What are your graduate supervisors like? My supervisor is very nice and responsible to me. I don’t know if he is too responsible or if he is bored at home, but he criticized me harshly when he was hel
hellomankind Talking

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号