Training

Location:Training / Circuit Fundamentals / MIT Open Course: Circuits and Electronics / amplifier, small signal model

You can log in to your eeworld account to continue watching：
amplifier, small signal model
Login

Duration：50 minutes and 31 seconds
Date：2019/10/12

Uploader：老白菜

Introduction

keywords： capacitance amplifier Digital circuits Linear Systems

This course introduces the basic principles of lumped circuit concepts. Topics covered: resistive elements and networks; independent and dependent resources; switches and semiconductor transistors; design over time and frequency; analog and digital circuits and applications. Design and experimentation are also an important part of this course.

You Might Like

Recommended Posts

LOTO oscilloscope measured open-loop gain frequency response curve/power supply loop response stability: [i=s]This post was last edited by LOTO2018 on 2022-9-21 16:34[/i]Generally, the power supply system/control system or signal processing system we use can be simply understood as a negative feedback co; LOTO2018 Test/Measurement

When using the GetSystemTime function in wince, error LNK2019 occurs!: When using the GetSystemTime function in wince, error LNK2019 appears! I added the Winbase.h header and Coredll.lib to the LINK location, but it still works the same! I don't know if the header and LI; yil_zy Embedded System

Sine signal generator: [i=s]This post was last edited by paulhyde on 2014-9-15 09:42[/i] As the title; ivonne1214 Electronics Design Contest

Usage of MSP430F249 DA: Is there any 249DA process code? I want to use the internal DA to generate a sine signal. The signal data is stored in the ROM, but I don't know how to use the DA module and can't find relevant inform; qq6853988 Microcontroller MCU

[SINA31 Review] No.2. Verify the body: [i=s] This post was last edited by ljj3166 on 2016-8-6 23:20 Edit[/i] [align=left][font=宋体]Simply scanned the schematic diagrams of the core board and the baseboard[/font][/align][align=left][font=宋体]; ljj3166 Embedded System

Altera-modesim simulation error: When I was doing timing simulation recently, I kept getting the error Warning: (vsim-SDF-3445) Failed to parse SDF file "edge_dect_v.sdo". It didn't happen before. When I loaded the SDF, I checked the; 火箭_1991 FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号