• You can log in to your eeworld account to continue watching:
  • Chapter 1 Section 2
  • Login
  • Duration:37 minutes and 40 seconds
  • Date:2016/10/13
  • Uploader:量子阱
Introduction

"Signals and Systems " is an important compulsory basic course (public platform basic course) for more than 20 undergraduate majors in Xidian University . In 2013 , the course was transformed and upgraded to a national quality course resource sharing course . The course focuses on three important issues: basic signals and their phases, signal decomposition, and LTI system analysis methods, striving to highlight analysis methods and principles. The scientific method of analogy between "continuous" and "discrete" is used to advance the evolution of knowledge in an orderly manner from the time domain, frequency domain to the transform domain, making the content more systematic and logical.


Unfold ↓

You Might Like

Recommended Posts

[ufun learning] Practical Part 1: "PWM control of DC motor acceleration, deceleration, forward and reverse rotation"
[i=s]This post was last edited by 1nnocet- on 2019-7-23 14:50[/i]《PWM Control of DC Motor Acceleration, Deceleration, Forward and Reverse Rotation》 Since I am quite busy recently, I will give a brief
1nnocet- MCU
24G radar complete development solution
I would like to ask if anyone has developed a complete set of 24G radar. Please contact QQ[url=mailto:13380331958@163.com]3[/url]82755418. Thank you!
qylin Automotive Electronics
How to implement hot swap of sd card
How to implement hot-swappable SD card using fat16 file system.
chap1 Embedded System
Amplitude stabilization circuit
We have not been able to come up with a circuit that can output a stable amplitude. Does anyone know how to do this? Please help.
princess. Electronics Design Contest
A comprehensive analysis of four high-speed storage interfaces. Who can beat SATA on the beach?
Reprinted from [url]http://ee.ofweek.com/2015-12/ART-8110-2809-29035734.html[/url] With faster data transmission speed, smaller space occupation and longer transmission distance, SATA interface succes
白丁 FPGA/CPLD
How to fix the problem of negative slack in timing constraints
I have already made the constraint in the sdc file create_clock -name {iclk_27M} -period 37.000 -waveform { 0.000 18.500 } [get_ports {iclk_27M}] but its slack is still negative. How can I solve this
3008202060 FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号