ohahaha

EC340egb timer

 
Overview

 CMOS manufacturing process, low power consumption. Wide voltage range and strong anti-interference ability. OUT outputs low level, and the timing time range is wide, and the timing mode can be selected from 8-512 times the difference. When the timer is powered on, the high potential (high impedance state) is not reached. When the button is pressed, the timing starts, and OUT outputs a low level. When the timing time is up, the output changes to a high potential (high impedance state) and is invalid if triggered midway.
 R time selection method:

    KEY1=0, KEY2=0 are both left floating, the timing time is as shown in the table below

    KEY1=VDD, KEY2=VDD and connect to VDD at the same time, the timing time is 512 times as shown in the table

    KEY1=VDD, KEY2=0 timing time is 8 times as shown in the table

    KEY1=0, KEY2=VDD timing time is 64 times as shown in the table

参考设计图片
×
 
 
Search Datasheet?

Supported by EEWorld Datasheet

Forum More
Update:2025-05-08 10:18:33

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
community

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号