CMOS manufacturing process, low power consumption. Wide voltage range and strong anti-interference ability. OUT outputs low level, and the timing time range is wide, and the timing mode can be selected from 8-512 times the difference. When the timer is powered on, the high potential (high impedance state) is not reached. When the button is pressed, the timing starts, and OUT outputs a low level. When the timing time is up, the output changes to a high potential (high impedance state) and is invalid if triggered midway.
R time selection method:
KEY1=0, KEY2=0 are both left floating, the timing time is as shown in the table below
KEY1=VDD, KEY2=VDD and connect to VDD at the same time, the timing time is 512 times as shown in the table
KEY1=VDD, KEY2=0 timing time is 8 times as shown in the table
KEY1=0, KEY2=VDD timing time is 64 times as shown in the table
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet