Hardware TPM2.0 module for motherboard
Applicable to Infineon SLB9665TT20 master control, LPC protocol
Contains three versions of 14Pin/20Pin/18Pin
Note: Due to the large number of TPM module versions, there may be unexpected compatibility issues
The other 20Pin version has not been tested. If there are any errors, please correct them in the comment area.
For the 12Pin SPI protocol module, please refer to https://oshwhub.com/mr_258876/TPM_SPI
Each interface contains two versions, Jumper suffix is with jumper, No_Junper suffix is without jumper.
The jumper has no effect under TPM2.0. It is only used to enable additional instructions under TPM1.2. It is connected to pins 2-3 by default.
Only one type of SMD or direct-plug components should be soldered. For example, if C1 has been soldered with a direct-plug capacitor, the C1 0603 SMD pad should be left blank.
----------Updated on 2021-07-12----------
20Pin connector has been corrected to 2.54mm pitch
----------Updated on 2021-07-10----------
All capacitors have been replaced with ceramic capacitors and 0603 pads have been added to some PCBs
----------Updated on 2021-07-09----------
The soldering direction of some PCB connectors has been changed. Please pay attention to the pin order when soldering and inserting the module.
Hardware TPM, available for personal testing of Magic Mod U
The main control Infineon SLB9665TT2.0 FW5.63
requires 4 100nF capacitors, 1 1uF capacitor, 2-3 resistors, the resistance value is 4.7k-10k, please
refer to the specification book https://atta.szlcsc.com/upload /public/pdf/source/20210606/8172457673F7F098B3F64A8118E888F9.pdf
The 14Pin motherboard wire sequence diagram must be the same as the following picture:
Please use the 14P_ASUS version for the line sequence in the figure below:
The wiring sequence of the 20Pin motherboard must be the same as the picture below:
The 18Pin motherboard wire sequence must be the same as the following figure:
--------------------------
Note:
All PCB plugs use curved pin plugs, the plugs in the preview are for reference only.
SB3V is marked as an optional pin in the TPM standard (see p108-p109 LPC pin definition) and is used to power the TPM module when S3 is in sleep mode and S4S5 is in shutdown state. In AMD's AOM-TPM-9655/9665 module, this pin is left blank. SB3V can supply power to the chip through R17, but R17 is not soldered with a resistor, so SB3V is left blank in the design.
There is no SUSCLK pin in the TPM standard, and there is no corresponding pin for SUSCLK on the SLB9665. I personally speculate that it may be the second LCLK. I leave it blank because I don't know the purpose yet.
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet