nGKOR

ForSense6-IP5189T-10W

Overview

Adapted to Sense6 shell kit, IP5189T solution, 5V2A charging and discharging, the protection IC uses Yingjixin’s own IP3005 solution.
This project follows the GPL3.0 open source protocol.

Baseboard and collection: Click me to jump to
other notes: LEDs are made with sponge tape. The light isolation treatment effect is better.
Display version: 1.2 Board
update log:
1.2----Adjusted the curvature of the PCB corner, no need to grind it manually, adjusted the interface and some layouts
1.3----Finely adjusted the interface position, The location of some components is basically the final version of
the picture display:

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-19 20:04:00

Who wants some of my roommate's books?
FPGA process block trigger
I recently read an article that said that in FPGA, it is best to trigger all process blocks with the system clock. For example, when the digital tube is dynamically displayed, the frequency of the sel
[STM32F7 League of Legends Competition] Reflective blood oxygen heart rate signal acquisition and monitoring recording system-design summary
[i=s]This post was last edited by nemo1991 on 2016-3-5 20:39[/i] [align=left][align=left]Time flies. I saw the event on forum F7 at the beginning of the semester and decided to participate. It took me
Wuhan Yitiannuo is recruiting sales engineers
[align=center][font=微软雅黑][size=6]Wuhan Yitiannuo sincerely recruits sales engineers[/size][/font][/align] [b]Job responsibilities:[/b][p=25, 2, left]1. Regularly complete the sales tasks assigned by t
Schedule of the 2015 National Undergraduate Electronic Design Competition
[align=left][size=5][color=#0000ff]The national competition is about to begin! If you are still unclear about the specific arrangements for the national competition, please check it out [/color][/size
LVDS Receive
I am using Cyclone V FPGA to receive 8-channel differential data, 12bit, 600M data rate. The data received by LVDS_RX core is incorrect. The 8-channel data is not synchronized. Can anyone tell me how

Datasheet More

Circuits More