王达业

[FC Custom Mapper] 573 Deset Cassette

Overview

The maximum supported capacity of PRG ROM and CHR ROM is 512kB.
Bank mapping is similar to Mapper 78.

Overview:
PRG ROM Bank size: 16kB
CHR ROM Bank size: 8kB
PRG RAM: Does not exist
Name table mirror: Controlled
bus conflict: exists (please refer here)

Bank mapping:
CPU $8000-$BFFF: Switchable PRG ROM Bank , total size 16kB
CPU $C000-$FFFF: 16 kB PRG ROM Bank, fixed in the last Bank
PPU $0000-$1FFF: switchable CHR ROM Bank, total size 8kB

Bank selection data input ($8000-$FFFF):
76543210 bits
||||||||
||++++++- Give latch related data
|+------- PRG ROM latch flag (0: latch; 1: open)
+ -------- CHR ROM latch flag (0: latched; 1: open)

PRG Bank selection:
543210 bits
||||||
+++++- Select 16kB for CPU $8000-$BFFF PRG ROM Bank
+------ Name table mirroring status selection (0: horizontal; 1: vertical)

CHR Bank selection:
543210 bits
||||||
++++++- Select for PPU $0000-$1FFF 8kB CHR ROM Bank

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-20 14:31:55

【Design Tools】ISE Design Suite 11.1 Application Q&A
ISE Design Suite 11.1 Application Questions and Answers.[[i]This post was last edited by GONGHCU on 2012-2-21 03:15[/i]]
The LM3S811 chip generates 3 PWM waves. How do I write the program for the third generator?
RTTTTTTT
Looking back, it feels so messy
Dear forum friends, have you ever experienced the painful feeling of finding that the circuit you designed is full of problems when archiving the design files? 1. I feel that the schematic diagram is
msp430 uses timer A and comparator A to measure resistance. I don't know where the problem lies.
#include "msp430x14x.h" #define REF_O (P1DIR |= BIT3) #define MEA_O (P1DIR |= BIT4) #define REF_I (P1DIR |= BIT3) #define MEA_I (P1DIR |= BIT4) #define REF_H (P1OUT |= BIT3) #define REF_L (P1OUT &= ~B
Comparison of Multiplication/Division and FFT Performance of C2000 Fixed-Point and Floating-Point Processors
The performance comparison table is as follows:algorithmF2812 (cycle)F28335 (cycle)division 70 twenty fourRMS 60 27Sine, Cosine 90 44FFT (256 points) Approximately 27,000 Approximately 11,000
My mother is a postdoctoral fellow in the UK. My grandmother won't let me go to school. Search on Baidu. I wrote it.
My mother is a postdoctoral fellow in the UK. My grandmother won't let me go to school. I wrote this. Is there anyone who can help me promote it? It's paid. Please quote. This is the best way I can th

Datasheet More

Circuits More