Home > Industry Application >Industrial Automation Circuits > Power frequency 0-5 minute delay circuit diagram

Power frequency 0-5 minute delay circuit diagram

Source: InternetPublisher:3228 Keywords: Power frequency delay circuit circuit diagram RC Updated: 2020/10/14

The frequency 0~5 minute delay circuit is shown in the figure below. This circuit uses a thyristor trigger circuit composed of a double-gate field effect transistor RC A40841. The value of R determines the duration of the delay control. R is equal to 60MΩ (L RC type CGH type resistor), the maximum delay time available is 5 minutes. The triac can drive a large current resistive load or a reactance current load. In the temperature range of -25~+60℃, the error is within 10%.

<strong><strong>Power frequency</strong></strong>0-5 minutes delay<strong><strong>Circuit diagram</strong></strong>.gifck="window.open(this.src)" alt="Click to see larger image"/>

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号