EEWORLDEEWORLDEEWORLD

Part Number

Search
 

5962-0051701VDA

Part Number5962-0051701VDA
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size4390.93,20 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric

Alternative parts

Part Number Manufacturer Description
Sorry, there is no alternative parts yet

5962-0051701VDA Overview

5962-0051701VDA amplifier basic information:

5962-0051701VDA is an OPERATIONAL AMPLIFIER from Analog Devices Inc. Commonly used packaging methods are CERAMIC, DFP-14

5962-0051701VDA amplifier core information:

The minimum operating temperature of the 5962-0051701VDA is -55 °C and the maximum operating temperature is 125 °C. Its peak reflow temperature is 220. Its maximum bias current at 25°C is: 0.35 µA. Its maximum average bias current is 0.35 µA.

The maximum slew rate of the 5962-0051701VDA given by the manufacturer is 9 mA, while the minimum slew rate is 2.4 V/us. Its minimum voltage gain is 25000.

The nominal supply voltage of 5962-0051701VDA is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of 5962-0051701VDA is 200 µV (Input offset voltage: the compensation voltage added between the two input terminals to make the output terminal of the operational amplifier 0V (or close to 0V).)

Related dimensions of 5962-0051701VDA:

5962-0051701VDA has 14 terminals. Its terminal position type is: DUAL. Terminal pitch is 1.27 mm. Total pins: 14

5962-0051701VDA amplifier additional information:

5962-0051701VDA adopts the VOLTAGE-FEEDBACK architecture. It belongs to the low offset class of amplifiers. The frequency compensation status of 5962-0051701VDA is: YES. Its temperature grade is: MILITARY. 5962-0051701VDA does not comply with Rohs certification.

It contains lead. The corresponding JESD-30 code is: R-CDFP-F14. The packaging code of 5962-0051701VDA is: DFP. The materials of 5962-0051701VDA package are mostly CERAMIC, METAL-SEALED COFIRED. The package shape is RECTANGULAR.

The 5962-0051701VDA package pin format is: FLATPACK. Its terminal form is: FLAT.

Found an introduction video about the LM3S9B96 development board purchased in group
EEworld is awesome! After the grand 25 yuan lunchpad purchase event, there is a new and even more awesome group purchase event. EE Group--TI original DK-LM3S9B96 development board 348 yuan (free shipping)!!! Address Connection https://home.eew...
小小白 Microcontroller MCU
Has anyone done I2C communication between lm3s and MSP430?
I am now working on I2C communication between lm3s8962 and MSP430F2013. The process is as follows: lm3s8962 acts as the host, MSP430f2013 acts as the slave, 8962 sends out a request to receive data at regular intervals, and F2013 sends out two dat...
sphinz Microcontroller MCU
A simple question about ad conversion
I want to use AD conversion to collect data with a sampling frequency of 1280 Hz, collect 128 points and process them, and then collect the next data after processing; Due to the high frequency requirement, I chose to use the timer interrupt. Each...
zhijun0906 Microcontroller MCU
Let's take a look at this serial communication program
Baud rate 9600, invalid check bit, 1 stop bit, 8 data bits Function: Serial communication transmission: 4 bytes each time, format such as: 55A1D1XX The 8-bit LED is displayed according to the value of XX (for example, the computer sends 55A1D1...
PINK123 51mcu
Graduate students are confused about self-studying FPGA. Are you guys suffering from the same troubles as me?
I am a first-year graduate student. I don't like what the project team does. I like hardware, such as circuit boards, microcontrollers, and FPGAs. However, they are working on fiber optic sensors and VC. I don't want to give up my interests. Now I am...
cuianbin FPGA/CPLD
[Low Power Consumption] Low Power Consumption Issues in FPGA Design
There are four major power consumption components in FPGA-based system designs : Inrush Power Configuration Power Post-Programming Static Power Dynamic Power As FPGAs become denser, designers are making more and more progress in reducing power cons...
ddllxxrr FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Site Related: China chips Training TI Training Datasheet EEWORLD

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Search Index   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号