EEWORLDEEWORLDEEWORLD

Part Number

Search

EMRA13X2H-33333M

Description
Standard Clock Oscillators Programmable Oscillator 33.333MHz SMD 5.0mm x 7.0mm 50ppm -55 C to +125 C
CategoryPassive components   
File Size808KB,6 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Download Datasheet Parametric View All

EMRA13X2H-33333M Online Shopping

Suppliers Part Number Price MOQ In stock  
EMRA13X2H-33333M - - View Buy Now

EMRA13X2H-33333M Overview

Standard Clock Oscillators Programmable Oscillator 33.333MHz SMD 5.0mm x 7.0mm 50ppm -55 C to +125 C

EMRA13X2H-33333M Parametric

Parameter NameAttribute value
Product CategoryStandard Clock Oscillators
ManufacturerECLIPTEK
ProductMEMS Oscillators
EMRA13X2H-33.333M
REGULATORY COMPLIANCE
2011/65 +
2015/863
(Data Sheet downloaded on Jan 3, 2018)
174 SVHC
ITEM DESCRIPTION
MEMS Clock Oscillators LVCMOS (CMOS) 3.3Vdc 4 Pad 5.0mm x 7.0mm Plastic Surface Mount (SMD)
33.333MHz ±50ppm over -55°C to +125°C
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
Aging at 25°C
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise/Fall Time
Duty Cycle
Load Drive Capability
Output Logic Type
Output Control Function
Output Control Input Voltage Logic
High (Vih)
Output Control Input Voltage Logic
Low (Vil)
Tri-State Output Enable Time
Tri-State Output Disable Time
Period Jitter (RMS)
RMS Phase Jitter (Fj = 900kHz to
7.5MHz; Random)
RMS Phase Jitter (Fj = 12kHz to
20MHz; Random)
Start Up Time
Storage Temperature Range
33.333MHz
±50ppm Maximum over -55°C to +125°C (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability
over the Operating Temperature Range, Supply Voltage Change, and Output Load Change)
±1.5ppm Maximum First Year
3.3Vdc ±10%
6mA Maximum (No Load)
90% of Vdd Minimum (IOH = -4mA)
10% of Vdd Maximum (IOL = +4mA)
1.2nSec Typical, 3nSec Maximum (Measured from 20% to 80% of waveform)
50 ±5(%) (Measured at 50% of waveform)
15pF Maximum
CMOS
Tri-State (Disabled Output: High Impedance)
70% of Vdd Minimum or No Connect to Enable Output
30% of Vdd Maximum to Disable Output
150nSec Maximum
150nSec Maximum
2pSec Typical, 4pSec Maximum
0.5pSec Typical, 1pSec Maximum
1.5pSec Typical, 3pSec Maximum
5mSec Maximum
-65°C to +150°C
ENVIRONMENTAL & MECHANICAL SPECIFICATIONS
ESD Susceptibility
Flammability
Mechanical Shock
Moisture Sensitivity
Solderability
Temperature Cycling
Vibration
JESD22-A114, HBM, 2000V
UL94-V0
MIL-STD-883, Method 2002, Condition E, 10,000G
J-STD-020, MSL 1
MIL-STD-883, Method 2003 (Four I/O Pads on bottom of package only)
JESD22-A104, Condition B
MIL-STD-883, Method 2007, Condition A, 20G
www.ecliptek.com | Specification Subject to Change Without Notice | Revision C 03/31/2014 | Page 1 of 6
Ecliptek, LLC
5458 Louie Lane, Reno, NV 89511
1-800-ECLIPTEK or 714.433.1200
DM9000a data transmission problem
I used a network capture tool to check the data sent by DM9000a and found that the data order was messed up, but the data was correct. It should be that the TX buffer pointer is messed up. Does anyone...
490353119 stm32/stm8
DSP2812 AD output problem
After AD sampling, if there is no DA chip, how can we view the results after AD? And how can we use an oscilloscope to observe the results after FFT changes? How can we display the array values inside...
新手求学 DSP and ARM Processors
Dynamic Analysis of Multi-stage Amplifier Circuits
[b][backcolor=white] [/backcolor][/b][align=left][color=rgb(0, 0, 0)][font=宋体][size=16px]1. The relationship between stages of a multi-stage amplifier: [/size][/font][/color][/align][align=left][color...
qinkaiabc Analog electronics
Sigma-Delta ADCs and DACs
[i=s]This post was last edited by dontium on 2015-1-23 11:38[/i] In recent years, Sigma-Delta architecture is becoming more and more important and popular for implementing high-resolution ADC in mixed...
lorant Analogue and Mixed Signal
I need help with the volt-second balance problem of the secondary winding turns of a transformer.
[i=s]This post was last edited by isduhfufa on 2022-10-19 21:13[/i]Where Vout is the output voltage, Vf is the voltage drop of the rectifier diode at the output end, Vin (minDC) is the minimum input v...
isduhfufa Switching Power Supply Study Group
What kind of op amp circuit is the one in the figure below and what is the calculation formula?
What kind of op amp circuit is the one in the figure below and what is the calculation formula?...
哎丹杰 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1875  892  2282  1646  17  38  18  46  34  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号