EEWORLDEEWORLDEEWORLD

Part Number

Search

550CD74M1582DG

CategoryPassive components   
File Size327KB,15 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

550CD74M1582DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550CD74M1582DG - - View Buy Now

550CD74M1582DG Parametric

Parameter NameAttribute value
Product CategoryVCXO Oscillators
ManufacturerSilicon Laboratories
RoHSDetails
ProductVCXO
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1.4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
6
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.1 4/13
Copyright © 2013 by Silicon Laboratories
Si550
MYZR-IMX6-CB336 core board
...
明远智睿01 NXP MCU
NEC d78f1203 Chinese information.
[i=s]This post was last edited by paulhyde on 2014-9-15 09:25[/i] I don't think I've seen any Chinese documentation for this chip. Fortunately, I have it. Share it with me. I'll make some money....
chengang0103 Electronics Design Contest
Register now for Flickr to get 1TB of free space for your online photo album
It’s a good choice to save the photos you took here!...
qinkaiabc Talking
Does anyone know Shenzhen Jiekai Communications?
As title...
liurse Embedded System
SAM D21 development board trial experience + import a sample project
Connect the computer to the Debug interface on the development board via a USB cable and identify multiple devices of the EGDB debugger.174859Start importing a sample project. Click “New Example Proje...
chen8710 MCU
Watchdog chip model
This is a board made by a foreigner. Please help guess the model of this piece....
daicheng Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1428  2731  1052  2301  234  29  55  22  47  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号