EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V24L20PF

Description
4K X 16 DUAL-PORT SRAM, 20 ns, PQFP100
Categorystorage   
File Size184KB,22 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT70V24L20PF Overview

4K X 16 DUAL-PORT SRAM, 20 ns, PQFP100

IDT70V24L20PF Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals100
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
maximum access time20 ns
Processing package description14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, LOW PROFILE, FINE PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
memory width16
organize4K X 16
storage density65536 deg
operating modeASYNCHRONOUS
Number of digits4096 words
Number of digits4K
Memory IC typeDUAL-PORT SRAM
serial parallelPARALLEL
HIGH-SPEED 3.3V
4K x 16 DUAL-PORT
STATIC RAM
Features
x
x
x
IDT70V24S/L
x
x
True Dual-Ported memory cells which allow simultaneous
reads of the same memory location
High-speed access
– Commercial: 15/20/25/35/55ns (max.)
– Industrial: 20/25/35/55ns (max.)
Low-power operation
– IDT70V24S
Active: 400mW (typ.)
Standby: 3.3mW (typ.)
– IDT70V24L
Active: 380mW (typ.)
Standby: 660
µ
W (typ.)
Separate upper-byte and lower-byte control for multiplexed
bus compatibility
x
x
x
x
x
x
x
x
IDT70V24 easily expands data bus width to 32 bits or more
using the Master/Slave select when cascading more than
one device
M/S = V
IH
for
BUSY
output flag on Master
M/S = V
IL
for
BUSY
input on Slave
BUSY
and Interrupt Flag
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
LVTTL-compatible, single 3.3V (±0.3V) power supply
Available in 84-pin PGA, 84-pin PLCC and 100-pin TQFP
Industrial temperature range (-40°C to +85°C) is available
for selected speeds
Functional Block Diagram
R/
W
L
UB
L
R/
W
R
UB
R
LB
L
CE
L
OE
L
LB
R
CE
R
OE
R
I/O
8L
-I/O
15L
I/O
Control
I/O
0L
-I/O
7L
I/O
Control
I/O
8R
-I/O
15R
I/O
0R
-I/O
7R
BUSY
(1,2)
BUSY
R
(1,2)
Address
Decoder
12
L
A
11L
A
0L
MEMORY
ARRAY
12
Address
Decoder
A
11R
A
0R
CE
L
OE
L
R/
W
L
SEM
L
(2)
INT
L
NOTES:
1. (MASTER):
BUSY
is output; (SLAVE):
BUSY
is input.
2.
BUSY
outputs and
INT
outputs are non-tri-stated push-pull.
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
R
OE
R
R/
W
R
SEM
R
INT
R
(2)
2911 drw 01
M/
S
MARCH 2000
1
DSC-2911/8
©2000 Integrated Device Technology, Inc.
Installation problem of EVC++ 4.0 SP4, welcome to give advice
At the end of the installation, the following prompt appears: eMbedded Visual C++ 4.0 SP4 Setup Wizard ended prematurely eMbedded Visual C++ 4.0 SP4 setup ended prematurely because of an error. Your s...
kids85 Embedded System
Looking for the peripheral circuit diagram of FPGA DDS as a signal generator
Urgently need the peripheral circuit diagram of the signal generator based on fpga...
shymichina FPGA/CPLD
Y capacitor, how to connect it to get the best effect?
[i=s]This post was last edited by qwqwqw2088 on 2020-11-24 10:14[/i]Y capacitor is a very critical component that our switching power supply engineers have to deal with every day. It contributes a lot...
qwqwqw2088 Analogue and Mixed Signal
How to choose the right display technology for IoT devices
Forecasters assure us that the Internet of Things (IoT) is going to be big, with billions or even tens of billions of devices connected to the networks that make up the Internet over the next decade. ...
Jacktang RF/Wirelessly
Power supply polarity reverse connection protection circuit based on MOS tube
Generally, the anti-reverse connection circuit is to connect a diode in series in the circuit. Although it is simple, the voltage drop is large. The average voltage drop of Schottky tube is about 0.5V...
fish001 Analogue and Mixed Signal
[MSP430 ultra-low power clock] Design progress display
1. Function: Read DS1302 through MSP430, obtain time information, and display it on the LCD. (II) Hardware information: (1) Main chip: MSP430G2231---------------------LAUCHPAD (I just wanted to use LA...
cat3902982 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2753  452  2243  1073  2295  56  10  46  22  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号