EEWORLDEEWORLDEEWORLD

Part Number

Search

SI3232-G-GQR

Description
Telecom Interface ICs Dual-CH SLIC only Internal 65 Vrms
Categorysemiconductor    Analog mixed-signal IC   
File Size1MB,128 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric Compare View All

SI3232-G-GQR Online Shopping

Suppliers Part Number Price MOQ In stock  
SI3232-G-GQR - - View Buy Now

SI3232-G-GQR Overview

Telecom Interface ICs Dual-CH SLIC only Internal 65 Vrms

SI3232-G-GQR Parametric

Parameter NameAttribute value
Product CategoryTelecom Interface ICs
ManufacturerSilicon Laboratories
RoHSDetails
ProductSubscriber Line Interface Circuits - SLICs
PackagingTray
Moisture SensitiveYes
Factory Pack Quantity1250
Si3232
D
U A L
P
R O G R A M M A BL E
C M O S S L I C
W I T H
L
I N E
M
O N I T O R I N G
Features
Ideal for customer premise applications
Low standby power consumption:
<65 mW per channel
Internal balanced ringing to 65 V
rms
Applications
Cable telephony
Wireless local loop
Description
The Si3232 is a low-voltage CMOS SLIC that offers a low-cost, fully software-
programmable, dual-channel, analog telephone interface for customer premise
(CPE) applications. Internal ringing generation eliminates centralized ringers and
ringing relays, and on-chip subscriber loop testing allows remote line card and
loop diagnostics with no external test equipment or relays. The Si3232 performs
all programmable SLIC functions in compliance with all relevant LSSGR, ITU, and
ETSI specifications; all high-voltage functions are performed by the Si3200
linefeed interface IC. The Si3232 operates from a single 3.3 V supply and
interfaces to a standard SPI bus digital interface for control. The Si3200 operates
from a 3.3 V supply as well as high-voltage battery supplies up to 100 V. The
Si3232 is available in a 64-pin thin quad flat package (TQFP), and the Si3200 is
available in a thermally-enhanced 16-pin small-outline (SOIC) package.
Functional Block Diagram
INT RESET
CS
SCLK
SDI
SDO
VRXPa
VRXNa
VTXPa
VTXNa
VTXPb
VTXNb
VRXPb
VRXNb
VCM
PCLK
Ring Source
Linefeed
& Monitor
SPI
Control
Interface
Ring Source
Linefeed
& Monitor
FSYNC
Preliminary Rev. 0.96 2/05
Th
be is
en p
ro
di d
sc u
o n ct
ha
tin
s
ue
d.
Software programmable parameters:

Ringing frequency, amplitude,
cadence, and waveshape

Two-wire ac impedance

DC loop feed (18–45 mA)

Loop closure and ring trip thresholds

Ground key detect threshold
Automatic switching of up to three
battery supplies
On-hook transmission
Loop or ground start operation with
smooth/abrupt polarity reversal
SPI bus digital interface with
programmable interrupts
3.3 V operation
GR-909 loop diagnostics and
loopback testing
12 kHz/16 kHz pulse metering
Lead-free/RoHS compatible
packages available
Ordering Information
See page 122.
U.S. Patent #6,567,521
U.S. Patent #6,812,744
Other patents pending
Voice over IP/voice over DSL
ISDN terminal adapters
Si3232
Si3200
Linefeed
Interface
TIP
RING
Si3200
Linefeed
Interface
TIP
RING
PLL
Copyright © 2005 by Silicon Laboratories
Si3232
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

SI3232-G-GQR Related Products

SI3232-G-GQR SI3232-G-FQ
Description Telecom Interface ICs Dual-CH SLIC only Internal 65 Vrms Telecom Interface ICs Dual-Channel SLIC
Product Category Telecom Interface ICs Telecom Interface ICs
Manufacturer Silicon Laboratories Silicon Laboratories
RoHS Details Details
Product Subscriber Line Interface Circuits - SLICs Subscriber Line Interface Circuits - SLICs
Packaging Tray Tray
Moisture Sensitive Yes Yes
Factory Pack Quantity 1250 160
Have you ever encountered such a situation when using ise10.1?
When using ise10.1, have you ever encountered such a situation: after the map is successful, as soon as you enter the layout and routing, an error occurs and there is no error message? How can I fix t...
逍遥 FPGA/CPLD
Generate two control pulses based on FPGA
[b] How to generate two control pulses based on FPGA (cycle, pulse width, duty cycle, and timing relationship are adjustable) and use the control pulses to control two industrial cameras? I am a first...
HAORUIMIN FPGA/CPLD
LED electronic light box control circuit
[size=5]Help: I like LED very much, but I don’t understand circuit control technology[/size] [size=5]I would like to ask you to help me design a LED electronic light box control circuit,[/size] [size=...
zeafee Mobile and portable
How to wire BGA?
I am now going to draw a 144-pin BGA package circuit board. This is my first time drawing a six-layer board. I want to ask how to drill holes one by one. Are there any requirements? Do I have to drill...
junliyang Embedded System
Very good
If you have any, please give me one too, thank you! ! [email=tuoming624@yahoo.com.cn]tuoming624@yahoo.com.cn[/email]...
tuoming624 MCU
Big brother or sister, please help me.
Regarding the information on the design of single hydraulic prop seal quality detection using a single chip microcomputer, thank you, thank you...
xuzhougongzuo MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 440  2877  661  2721  1615  9  58  14  55  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号