EEWORLDEEWORLDEEWORLD

Part Number

Search

FX-104-CFF-D1D9

Description
Frequency Translator
CategoryWireless rf/communication    Telecom circuit   
File Size476KB,12 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Download Datasheet Parametric View All

FX-104-CFF-D1D9 Overview

Frequency Translator

FX-104-CFF-D1D9 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionSON,
Reach Compliance Codecompli
JESD-30 codeR-PDSO-N15
JESD-609 codee4
length25.4 mm
Humidity sensitivity level1
Number of functions1
Number of terminals15
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Maximum seat height6.35 mm
Nominal supply voltage5 V
surface mountYES
Telecom integrated circuit typesATM/SONET/SDH SUPPORT CIRCUIT
Temperature levelINDUSTRIAL
Terminal surfaceGold (Au) - with Nickel (Ni) barrie
Terminal formNO LEAD
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width20.32 mm
Base Number Matches1
Product Data Sheet
FX-104
Frequency Translator
Features
• Output frequencies up to 777.60 MHz
• Jitter Generation OC-192 compliant
• Jitter transfer per GR-253-CORE
• Single 5 or 3.3 Vdc supply
• Locked to specified Input frequency, e.g. 8 kHz
• 1" x 0.8" x 0.25", Surface Mount (FR4 base)
Applications
• SONET / SDH / ATM
• DWDM / FDM
• DSL-PON Interconnects
• FEC (Forward Error Correction)
Get a group purchase of Terasic's Altera FPGA development board DE0/DE2
Buy Altera FPGA development board DE0-NANO in a group. Original price: 590, estimated group price: 490. DE2-115 original price: 2990, estimated group price: 2490. Requirements: 5 or more people. The m...
electronictao Buy&Sell
Listed communication company recruits FPGA development engineers--Shenzhen
A listed communication company in Shenzhen is recruiting FPGA development engineers: [size=2]Job responsibilities: [/size] [font=宋体][size=2]1. Responsible for the development and debugging of FPGA hig...
wdzfd Recruitment
NAND Gate Design
Start the first example, create a new project, select the directory and device, and click "finish". Select the cyclone IV series chip [color=#333333]EP4CE10F17C8[/color] Use the schematic design file,...
suoma FPGA/CPLD
Synchronous flyback circuit for efficient conversion
When designing a non-isolated step-down regulator, a buck regulator is usually the first choice unless the ratio of VIN to VOUT is greater than 10 , the input voltage is very high, or both. Low duty f...
feifei Analog electronics
Code protection feature of TI MSP430
MSP microcontrollers (MCUs) have several features that help control code accessibility within the device and add different layers of code access management and protection strategies. These features in...
火辣西米秀 Microcontroller MCU
Circuit Diagram Recognition 5-How to Recognize Complex Circuit Diagrams
[align=left][color=rgb(34, 34, 34)][font="]When looking at complex circuit diagrams, we should follow the ideas and methods from the local to the whole, from input to output, breaking the whole into p...
tiankai001 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 289  1039  42  2888  1102  6  21  1  59  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号