PHT
www.vishay.com
Vishay Sfernice
High Stability - High Temperature (230 °C)
Thin Film Wraparound Chip Resistors, Sulfur Resistant
FEATURES
• Operating temperature range:
-55 °C; +215 °C
• Storage temperature: -55 °C; +230 °C
• Gold terminations (< 1 μm thick)
• 5 sizes available (0402, 0603, 0805, 1206,
2010); other sizes upon request
INTRODUCTION
For applications such as down hole applications, the need
for parts able to withstand very severe conditions
(temperature as high as 215 °C powered or up to 230 °C
un-powered) has leaded Vishay Sfernice to push out the
limit of the thin film technology.
Designers might read the application note: Power
Dissipation Considerations in High Precision Vishay
Sfernice Thin Film Chip Resistors and Arrays
(P, PRA etc…) (High Temperature Application)
www.vishay.com/doc?53047
in conjunction with this
datasheet to help them to properly design their PCBs and
get the best performances of the PHT.
Vishay Sfernice R&D engineers will be willing to support any
customer design considerations.
• Temperature coefficient down to 15 ppm
(-55 °C; +215 °C)
• Tolerance down to 0.01 %
• Load life stability: 0.35 % max. after 2000 h at 220 °C
(ambient) at Pn
• Shelf life stability: 0.7 % typ. (1 % max.) after 15 000 h at
230 °C
• SMD wraparound
• TCR remains constant after long term storage at 230 °C
(15 000 h)
• Sulfur resistant (per ASTM B809-95 humid vapor test)
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
PHT0402
PHT0603
PHT0805
PHT1206
PHT2010
SIZE
0402
0603
0805
1206
2010
RESISTANCE
RANGE
10 to 130K
10 to 320K
10 to 720K
10 to 2.7M
10 to 7.5M
RATED POWER
(1)(2)
P
215 °C
W
0.0189
0.0375
0.06
0.1
0.2
(4)
LIMITING ELEMENT
VOLTAGE
V
50
75
150
200
300
TOLERANCE
(2)
±%
0.01, 0.02, 0.05, 0.1, 0.5, 1
0.01, 0.02, 0.05, 0.1, 0.5, 1
0.01, 0.02, 0.05, 0.1, 0.5, 1
0.01, 0.02, 0.05, 0.1, 0.5, 1
0.01, 0.02, 0.05, 0.1, 0.5, 1
TEMPERATURE
COEFFICIENT
(3)
± ppm/°C
10, 15, 25, 30, 50, 55
10, 15, 25, 30, 50, 55
10, 15, 25, 30, 50, 55
10, 15, 25, 30, 50, 55
10, 15, 25, 30, 50, 55
Notes
(1)
For power handling improvement, please refer to application note 53047: “Power Dissipation Considerations in High Precision Vishay
Sfernice Thin Film Chip Resistors and Arrays (High Temperature Applications)”
www.vishay.com/doc?/53047
and consult Vishay Sfernice
(2)
See Table 2 on next page
(3)
See Table 1 on next page
(4)
It is possible to dissipate up to 0.3 W, but there will be an additional drift of 0.1 % after load life
CLIMATIC SPECIFICATIONS
Operating temperature range
Storage temperature range
-55 °C; +215 °C
-55 °C; +230 °C
MECHANICAL SPECIFICATIONS
Substrate
Resistive Element
Passivation
Protection
Terminations
Alumina
Nichrome (NiCr)
Silicon nitride (Si
3
N
4
)
Epoxy + silicone
Gold (< 1 μm) over nickel barrier
PERFORMANCE VS. HUMID SULFUR VAPOR
Test conditions
Test results
50 °C ± 2 °C, 85 % ± 4 % RH,
exposure time 500 h
Resistance drift < (0.05 %
R
+ 0.05
),
no corrosion products observed
Note
• For other terminations, please consult
Revision: 14-Jan-15
Document Number: 53050
1
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PHT
www.vishay.com
Vishay Sfernice
10 ppm/°C
15 ppm/°C
25 ppm/°C
30 ppm/°C
50 ppm/°C
55 ppm/°C
-55 °C; +155 °C
-55 °C; +215 °C
-55 °C; +155 °C
-55 °C; +215 °C
-55 °C; +155 °C
-55 °C; +215 °C
TABLE 1 - TEMPERATURE COEFFICIENT
Y
E
H
TABLE 2 - BEST TOLERANCE AND TCR VS. OHMIC VALUE
SERIES
0402
RANGE ()
10 to < 100
100 to < 90K
90K to 130K
10 to < 100
0603
100 to < 210K
210K to 320K
10 to < 100
0805
100 to < 480K
480K to 720K
10 to < 100
1206
100 to < 1.8M
1.8M to 2.7M
10 to < 100
2010
100 to < 5M
5M to 7.5M
TOL. (± %)
0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
0.01; 0.02; 0.05; 0.1; 0.5; 1
TCR CODE
Y; E; H
Y; E; H
E; H
Y; E; H
Y; E; H
E; H
Y; E; H
Y; E; H
E; H
Y; E; H
Y; E; H
E; H
Y; E; H
Y; E; H
E; H
PHT STABILITY CURVE
High Temperature Drift vs. Time
2.0
1.8
1.6
1.4
Drift in %
1.2
1.0
0.8
With Pd
0.6 (T
j
= 230 °C)
0.4
0.2
0.0
0
2000
4000
6000
8000
Time in h
10 000
12 000
14 000
T = 215 °C
T = 200 °C
T = 185 °C
T = 230 °C
Note
• Stability will be dependent on resistivity of resistor. Above curves are worst case.
Revision: 14-Jan-15
Document Number: 53050
2
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PHT
www.vishay.com
POWER DERATING CURVE
Rated Power (%)
350
300
250
200
150
100
50
0
0
50
100
150
200
250
Vishay Sfernice
Ambient Temperature in °C
DIMENSIONS
in millimeters (inches)
A
D
D
C
B
E
E
A
CASE SIZE
MAX. TOL.
+0.152 (+0.006)
MIN. TOL.
-0.152 (-0.006)
NOMINAL
0402
0603
0805
1206
2010
1.00 (0.039)
1.52 (0.060)
1.91 (0.075)
3.06 (0.120)
5.08 (0.200)
B
MAX. TOL.
+0.127 (+0.005)
MIN. TOL.
-0.127 (-0.005)
NOMINAL
0.60 (0.024)
0.85 (0.033)
1.27 (0.050)
1.60 (0.063)
2.54 (0.100)
Termination G:
0.4 (0.016)
± 0.051 (0.002)
Termination N:
0.5 (0.02)
± 0.127 (0.005)
C
NOMINAL
0.25 (0.010)
0.38 (0.015)
0.40 (0.016)
0.48 (0.019)
0.13 (0.005)
D/E
TOLERANCE
0.1 (0.004)
SUGGESTED LAND PATTERN (TO IPC-7351A)
G
min.
X
max.
Z
max.
DIMENSIONS (in millimeter)
CHIP SIZE
Z
max.
0402
0603
0805
1206
2010
1.55
2.37
2.76
3.91
5.93
G
min.
0.15
0.35
0.74
1.85
3.71
X
max.
0.73
0.98
1.40
1.73
2.67
Caution:
Performances obtained with following mounting conditions:
PCB: polyimide
Solder paste: PbSnAg (93.5/5/1.5)
Revision: 14-Jan-15
Document Number: 53050
3
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PHT
www.vishay.com
POPULAR OPTIONS
It is recommended to consult Vishay Sfernice for availability first.
Option: Enlarged terminations:
For stringent and special power dissipation requirements, the thermal resistance between the resistive layer and the solder joint
can be reduced using enlarged terminations chip resistors which are soldered on large and thick copper pads acting as heatsink
(see application note: 53048 “Power Dissipation in High Precision Vishay Sfernice Chip Resistors and Arrays (P Thin Film, PRA
Arrays, CHP Thick Film)”
www.vishay.com/doc?53048.
Option to order: 0063 (applies to size 1206 / 2010).
Vishay Sfernice
DIMENSIONS
(Option 0063) in millimeters
Bottom view for mounting
A
Uncoated
ceramic
Enlarged
termination
B
F
D
E
A
CASE SIZE
MAX. TOL.
+0.152
MIN. TOL.
-0.152
NOMINAL
1206
2010
3.06
5.08
B
MAX. TOL.
+0.127
MIN. TOL.
-0.127
NOMINAL
1.60
2.54
E
MAX. TOL.
+0.13
MIN. TOL.
-0.13
NOMINAL
0.40
0.48
D
MAX. TOL.
+0.13
MIN. TOL.
-0.13
NOMINAL
1.215
2.25
NOMINAL
0.63
F
MIN.
0.50
MAX.
0.76
SUGGESTED LAND PATTERN
(Option 0063)
G
min.
X
max.
Z
max.
CHIP SIZE
1206
2010
DIMENSIONS (in millimeter)
Z
max.
3.91
5.93
G
min.
0.50
X
max.
1.73
2.67
Revision: 14-Jan-15
Document Number: 53050
4
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PHT
www.vishay.com
PACKAGING
ESD packaging available: waffle-pack and plastic tape and
reel (low conductivity). Paper tape available in standard (for
size 0402) and upon request (ESD only) (for sizes 0603,
0805, and 1206).
NUMBER OF PIECES PER PACKAGE
SIZE MOQ
0402
0603
0805
1206
2010
Note
(1)
12 mm on request
100
140
60
100
100
WAFFLE PACK
2" × 2"
TAPE AND REEL
MIN.
MAX.
5000
8 mm
4000
2000
8 mm
(1)
TAPE
WIDTH
Vishay Sfernice
PACKAGING RULES
Waffle Pack
Can be filled up to maximum quantity indicated in the table
here above, taking into account the minimum order quantity.
When quantity ordered exceeds maximum quantity of a
single waffle pack, the waffle packs are stacked up on the
top of each other and closed by one single cover.
To get “not stacked up” waffle pack in case of ordered
quantity > maximum number of pieces per package:
Please consult Vishay Sfernice for specific ordering
code.
Tape and Reel
Can be filled up to maximum quantity indicated in the table
here above, taking into account the minimum order quantity.
When quantity ordered is between the MOQ and the
maximum reel capacity, only one reel is provided.
When several reels are needed for ordered quantity
within MOQ and maximum reel capacity: please consult
Vishay Sfernice for specific ordering code.
GLOBAL PART NUMBER INFORMATION
Global Part Numbering: PHT1206Y1001BGT063
P
H
T
1
2
0
6
Y
1
0
0
1
B
G
T
0
6
3
GLOBAL
MODEL
PHT
SIZE
0402
0603
0805
1206
2010
TCR
Y
E
H
VALUE
The first three digits are
significant figures and
the last digit specifies
the number of zeros to
follow, R designates
decimal point
10R0
= 10
3901
= 3900
1004
= 1 M
TOLERANCE
L
= 0.01 %
P
= 0.02 %
W
= 0.05 %
B
= 0.1 %
D
= 0.5 %
F
=1%
TERMINATION
G
= gold
N
= tin/silver
(1)
PACKAGING
For more
information see
codification of
Packaging table
OPTION
Leave blank
if no option
Note
(1)
For usage at temperatures up to 200 °C maximum N (tin/silver termination are available upon request)
CODIFICATION OF PACKAGING
CODE 18
WAFFLE PACK
W
WA
PLASTIC TAPE (in standard for all sizes except 0402)
T
TA
TB
TC
TD
TE
TF
PAPER TAPE (in standard for 0402, option for other sizes)
PT
PA
PB
PC
PD
PE
PF
Revision: 14-Jan-15
PACKAGING
100 min., 1 mult
100 min., 100 mult (available only on size 1206)
100 min., 1 mult
100 min., 100 mult
250 min., 250 mult
500 min., 500 mult
1000 min., 1000 mult
2500min., 2500 mult
Full tape (quantity depending on size of chips)
100 min., 1 mult
100 min., 100 mult
250 min., 250 mult
500 min., 500 mult
1000 min., 1000 mult
2500min., 2500 mult
Full tape (quantity depending on size of chips)
Document Number: 53050
5
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
DSP and ARM Processors
京公网安备 11010802033920号
EEWORLD
