EEWORLDEEWORLDEEWORLD

Part Number

Search

LCC2-0-14BW-X

Description
Terminals Copp Comp Lug 2H 2/0 AWG 1/4
CategoryThe connector   
File Size88KB,1 Pages
ManufacturerPanduit
Websitehttp://www.panduit.com
Download Datasheet Parametric View All

LCC2-0-14BW-X Online Shopping

Suppliers Part Number Price MOQ In stock  
LCC2-0-14BW-X - - View Buy Now

LCC2-0-14BW-X Overview

Terminals Copp Comp Lug 2H 2/0 AWG 1/4

LCC2-0-14BW-X Parametric

Parameter NameAttribute value
Product CategoryTerminals
ManufacturerPanduit
RoHSDetailseavyzdaqvrscfczcvfftfa
ProductLug Terminals
TypeCompression
Stud / Tab Size6.35 mm
Wire Gauge2/0 AWG
Termination StyleCrimp
GenderMale
ColorBlack
Factory Pack Quantity1
Unit Weight1.200 lbs
usbkey
Engaged in professional cos development work, familiar with the working principles of various cos, willing to undertake the following work for a long time: 1. Develop various USB dongles and USBkey de...
cclccl985 Embedded System
Save and restore BIOS parameters
Save and restore BIOS parameters The so-called system settings refer to the hardware device information that users can select and install. Usually, it must be recorded in some form so that when the sy...
wo2000ailuo PCB Design
Why does 2450 eboot crash when downloading NK DNW0.6 over 40M?
As the title says. It is normal to download NK of more than 20M. If I download 40M, the progress bar of DNW will stop after two-thirds of the download. Here are some printed information: _OEMPlatformI...
zhanghuiyang Embedded System
[FPGA warning message] No load capacitance is specified for output management
Warning: Found xx output pins without output pin load capacitance assignment Reason: No load capacitance is assigned to the output pin Solution: This function is used to estimate TCO and power consump...
eeleader FPGA/CPLD
About LVDS Levels in FPGA
I use AD9230, which outputs LVDS level. I connect its data to FPGA. For example, the AD data line is: AD0+ to AD12+ and AD0- to AD12-. How to process this data in FPGA? Is it to subtract the positive ...
dahaotile FPGA/CPLD
Timer A in ADC is used as sampling trigger source
Why can't I enter the ADC interrupt when using timer A as the trigger source?#includemsp430x14x.h #define M 4 static unsigned int index = 0 ;unsigned int results[M]; void ADC12_Init ( void ) ;void UAR...
Lucky_Hu Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2152  143  2414  90  2657  44  3  49  2  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号