EEWORLDEEWORLDEEWORLD

Part Number

Search

530EC230M000DG

Description
LVPECL Output Clock Oscillator, 230MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530EC230M000DG Overview

LVPECL Output Clock Oscillator, 230MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC230M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency230 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
How to eliminate the convex part of the amplitude-frequency curve of the AD657 amplifier circuit, which is similar to self-excited oscillation.
[color=#000]As the title says, how to eliminate the bulge in the amplitude-frequency curve of the amplifier circuit, similar to self-excited oscillation. . [/color]eeworldpostqq...
bin Analogue and Mixed Signal
What should be done.
Hello everyone. I am a newbie. I want to know how these electronic components are connected in series. If anyone has relevant data, please send me a set. I beg the experts to help me. Thank you zhangy...
xiaonannan stm32/stm8
format ' x' invalid or incompatible with argument (protel99 export problem)
In Protel99, after I draw the schematic, I want to import it into the PCB, but the prompt "format 'x' invalid or incompatible with argument" appears. I have seen this problem on the Internet, but it h...
xinhun Embedded System
At 10 am today, Harting will broadcast live [How to quickly and cost-effectively install cables in electrical control cabinets] (entry at 9:30)
The installation of connectors in electrical control cabinets still inevitably requires a lot of effort, because cables and connector parts need to pass from the control cabinet to the outside of the ...
EEWORLD社区 Robotics Development
Apple orders 4 million new iPhones: some are said to be for China
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:57[/i] On the morning of April 14th, Beijing time, according to Taiwan media reports, Apple has ordered 4 million new iPhones, some of ...
绿茶 Mobile and portable
Verilog-AMS ~2~ L&C
In the last issue, we have discussed how Verilog-AMS generates a resistor. In this issue, we will see how Verilog-AMS adjusts the capacitor/inductor so that the passive components are complete. Then w...
xutong Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1054  2207  596  187  2509  22  45  12  4  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号