EEWORLDEEWORLDEEWORLD

Part Number

Search

3002979

Description
Headers u0026 Wire Housings 2 CKT VERT HEADER
CategoryThe connector   
File Size43KB,2 Pages
ManufacturerPHOENIX CONTACT
Websitehttps://www.phoenixcontact.com
Download Datasheet Parametric View All

3002979 Online Shopping

Suppliers Part Number Price MOQ In stock  
3002979 - - View Buy Now

3002979 Overview

Headers u0026 Wire Housings 2 CKT VERT HEADER

3002979 Parametric

Parameter NameAttribute value
Product CategoryTerminal Block Tools & Accessories
ManufacturerPHOENIX CONTACT
RoHSDetails
ProductTools & Accessories
TypeCover, End
PackagingBulk
ColorGray
Factory Pack Quantity50
Unit Weight0.020459 oz
https://www.phoenixcontact.com/us/products/3002979
End cover - D-MT 1,5-TWIN - 3002979
Please be informed that the data shown in this PDF Document is generated from our Online Catalog. Please find the complete data in the user's
documentation. Our General Terms of Use for Downloads are valid
(http://phoenixcontact.com/download)
End cover, Length: 28 mm, Width: 1 mm, Color: gray
Key Commercial Data
Packing unit
Minimum order quantity
GTIN
Weight per Piece (excluding packing)
Custom tariff number
Country of origin
0.62 g
85389099
Germany
1 pc
50 pc
Technical data
General
Color
Material
Flammability rating according to UL 94
gray
PA
V0
Dimensions
Width
Length
Height NS 35/7,5
1 mm
28 mm
30 mm
Standards and Regulations
Flammability rating according to UL 94
V0
04/24/2016   Page 1 / 2
STM32 Network SMI Interface
1Introduction to Ethernet The Ethernet peripheral of STM32F20X and STM32F21 can receive and send data according to the IEEE802.3-2002 standard.Ethernet provides a complete and flexible peripheral to m...
嵌入式enjoy stm32/stm8
A method to avoid latches in Verilog
To avoid latches, you can pre-assign unconditional default values to variables in an ALWAYS block, as follows: This is a relatively simple way to avoid latches. I personally think that even if the def...
eeleader FPGA/CPLD
Cyclone3 I/O logic level compatibility issue
I use FPGA's 3, 4, 5, 6 banks to connect to DDR1 interface. DDR's I/O voltage is 2.5V, but I connected the VCCIO of these banks of FPGA to 3.3V. What impact will this have on the subsequent circuit de...
happysheep224 FPGA/CPLD
CC3200-LAUNCHXL Development Board
The development board has complete documentation and is easy to use. I used IAR7.2.0 + cc3200sdk-1.3.0-windows-installer.exe + CC3x00ServicePack-1.0.1.13-2.11.0.1-windows-installer.exe to build the pl...
Jacktang Wireless Connectivity
PCB Library
I need to change the PCB component package of someone else's LAY board. I have done the component package in the library, but I can't see the drawn component package when I modify the PCB. I am a novi...
星空198711 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 686  1198  1095  1070  2554  14  25  23  22  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号