6003-410-000 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Development board/suite/development tools> 6003-410-000

6003-410-000: DescriptionProgrammable Logic IC Development Tools Virtex-II Pro Development System; CategoryDevelopment board/suite/development tools; File Size2MB，138 Pages; ManufacturerDigilent

Download Datasheet Parametric View All

6003-410-000 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	6003-410-000	-	-	View	Buy Now

6003-410-000 Overview

Programmable Logic IC Development Tools Virtex-II Pro Development System

6003-410-000 Parametric

Parameter Name	Attribute value
Product Category	Programmable Logic IC Development Tools
Manufacturer	Digilent
RoHS	Details
Product	Development Systems
Type	FPGA
Tool Is For Evaluation Of	Virtex-2 Pro XC2VP30
Description/Function	Development system can be used at virtually any level of the engineering curricula, from introductory courses through advanced research projects
For Use With	Virtex-2 Pro XC2VP30
Interface Type	Ethernet, SATA, USB
Packaging	Bulk
Factory Pack Quantity	1

Preview

Download Datasheet

View All

Xilinx University Program

Virtex-II Pro Development

System

Hardware Reference Manual

UG069 (v1.0) March 8, 2005

"Xilinx" and the Xilinx logo shown above are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.

CoolRunner, RocketChips, Rocket IP, Spartan, StateBENCH, StateCAD, Virtex, XACT, XC2064, XC3090, XC4005, and XC5210 are

registered trademarks of Xilinx, Inc.

The shadow X shown above is a trademark of Xilinx, Inc.

ACE Controller, ACE Flash, A.K.A. Speed, Alliance Series, AllianceCORE, Bencher, ChipScope, Configurable Logic Cell, CORE Generator,

CoreLINX, Dual Block, EZTag, Fast CLK, Fast CONNECT, Fast FLASH, FastMap, Fast Zero Power, Foundation, Gigabit Speeds...and

Beyond!, HardWire, HDL Bencher, IRL, J Drive, JBits, LCA, LogiBLOX, Logic Cell, LogiCORE, LogicProfessor, MicroBlaze, MicroVia,

MultiLINX, NanoBlaze, PicoBlaze, PLUSASM, PowerGuide, PowerMaze, QPro, Real-PCI, RocketIO, SelectIO, SelectRAM, SelectRAM+,

Silicon Xpresso, Smartguide, Smart-IP, SmartSearch, SMARTswitch, System ACE, Testbench In A Minute, TrueMap, UIM, VectorMaze,

VersaBlock, VersaRing, Virtex-II Pro, Virtex-II EasyPath, Wave Table, WebFITTER, WebPACK, WebPOWERED, XABEL, XACT-

Floorplanner, XACT-Performance, XACTstep Advanced, XACTstep Foundry, XAM, XAPP, X-BLOX +, XC designated products, XChecker,

XDM, XEPLD, Xilinx Foundation Series, Xilinx XDTV, Xinfo, XSI, XtremeDSP and ZERO+ are trademarks of Xilinx, Inc.

The Programmable Logic Company is a service mark of Xilinx, Inc.

All other trademarks are the property of their respective owners.

Xilinx, Inc. does not assume any liability arising out of the application or use of any product described or shown herein; nor does it convey

any license under its patents, copyrights, or maskwork rights or any rights of others. Xilinx, Inc. reserves the right to make changes, at any

time, in order to improve reliability, function or design and to supply the best product possible. Xilinx, Inc. will not assume responsibility for

the use of any circuitry described herein other than circuitry entirely embodied in its products. Xilinx provides any design, code, or

information shown or described herein “as is.” By providing the design, code, or information as one possible implementation of a feature,

application, or standard, Xilinx makes no representation that such implementation is free from any claims of infringement. You are

responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with

respect to the adequacy of any such implementation, including but not limited to any warranties or representations that the implementation

is free from claims of infringement, as well as any implied warranties of merchantability or fitness for a particular purpose. Xilinx, Inc. devices

and products are protected under U.S. Patents. Other U.S. and foreign patents pending. Xilinx, Inc. does not represent that devices shown

or products described herein are free from patent infringement or from any other third party right. Xilinx, Inc. assumes no obligation to

correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx, Inc. will not assume any liability

for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such applications without

the written consent of the appropriate Xilinx officer is prohibited.

herein, none of the material may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form

or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent

of Xilinx. Any unauthorized use of any material contained in this manual may violate copyright laws, trademark laws, the laws of privacy and

publicity, and communications regulations and statutes.

XUP Virtex-II Pro Development System

UG069 (v1.0) March 8, 2005

The following table shows the revision history for this document.

Version

03/08/05

1.0

Initial Xilinx release. (DRAFT)

Revision

XUP Virtex-II Pro Development System

www.xilinx.com

UG069 (v1.0) March 8, 2005

Contents

Chapter 1: XUP Virtex-II Pro Development System

Features

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

General Description

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Board Components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Virtex-II Pro FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Power Supplies and FPGA Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Multi-Gigabit Transceivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

System RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

System ACE Compact Flash Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Fast Ethernet Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Serial Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

User LEDs, Switches, and Push Buttons . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Expansion Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

XSGA Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

AC97 Audio CODEC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CPU Trace and Debug Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

USB 2 Programming Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Chapter 2: Using the System

Configuring the Power Supplies

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Configuring the FPGA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Clock Generation and Distribution

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Using the DIMM Module DDR SDRAM

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Using the XSGA Output

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Using the AC97 Audio CODEC and Power Amp

. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Using the LEDs and Switches

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Using the Expansion Headers and Digilent Expansion Connectors

. . . . . . . . . . .

Using the CPU Debug Port and CPU Reset

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Using the Serial Ports

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Using the Fast Ethernet Network Interface

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Using System ACE Controllers for Non-Volatile Storage

. . . . . . . . . . . . . . . . . . . . .

Using the Multi-Gigabit Transceivers

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

UG069 (v1.0) March 8, 2005

www.xilinx.com

XUP Virtex-II Pro Development System

Appendix A: Configuring the FPGA from the Embedded USB

Configuration Port

Appendix B: Programming the Platform FLASH PROM User Area

Appendix C: Restoring the Golden FPGA Configuration

Appendix D: Using the Golden FPGA Configuration for System Self-

Test

Hardware-Based Tests

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

Power Supply and RESET Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98

Clock, Push Button, DIP Switch, LED, and Audio Amp Test . . . . . . . . . . . . . . . . . . . . 99

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99

Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99

SVGA Gray Scale Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100

Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100

SVGA Color Output Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100

Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100

Silicon Serial Number and PS/2 Serial Port Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101

Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101

Processor-Based Tests

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102

MGT Serial ATA Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

EMAC Web Server Test. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

EMAC Web Server Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

AC97 Audio Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Digital Passthrough Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

FIFO Loopback Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Game Sounds Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

System ACE Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

System ACE Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DDR SDRAM Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Expansion Port Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Additional Hardware Required

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Test Procedure

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

102

106

109

110

111

112

113

XUP Virtex-II Pro Development System

www.xilinx.com

UG069 (v1.0) March 8, 2005

Recommended Resources

Fire pump (one in use and one in standby) soft start control circuit b

Common emitter and common base circuit principle

Demagnetization control circuit of M7475 vertical axis rotary table surface grinder

Monostable circuit composed of LM324

TEM-0301 schematic circuit

Circuit diagram b for CB950 control terminal application

jffs2 question: Hello everyone, I am working on an embedded linux jffs2 file system, but I have a question that I don't understand. I use mkfs.jffs2 -d /floder -o file.img. What is this floder? Any file, if it is an ...; kxddigital Embedded System

Recruiting embedded software engineers: Responsible for embedded product software and hardware development.Job requirements:1. Bachelor degree or above in computer, communication, electronics, automation and related majors;2. Proficient in ...; ees Recruitment

Basic knowledge of varistor: ...; czf0408 Power technology

Google's self-driving bike: [size=2]Please leave your comments on this video. [/size] [size=2]I will talk about my opinion on this video on the second page. [/size]...; maychang Integrated technical exchanges

Embedded real-time operating system UCOS principle and practice video tutorial: [url=https://download.eeworld.com.cn/detail/hightemplar/565124]Embedded Real-Time Operating System UCOS Principles and Practice Video Tutorial[/url]...; hightemplar Download Centre

Leisure: Idle, a bit bored...; nannan999 Talking about work

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components