EEWORLDEEWORLDEEWORLD

Part Number

Search

GBE-SGMII-PM-U1

Description
Development Software GBE PCS u0026 SERIAL MEDIA INTERFACE
CategoryDevelopment board/suite/development tools   
File Size34KB,3 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric Compare View All

GBE-SGMII-PM-U1 Online Shopping

Suppliers Part Number Price MOQ In stock  
GBE-SGMII-PM-U1 - - View Buy Now

GBE-SGMII-PM-U1 Overview

Development Software GBE PCS u0026 SERIAL MEDIA INTERFACE

GBE-SGMII-PM-U1 Parametric

Parameter NameAttribute value
Product CategoryDevelopment Software
ManufacturerLattice
RoHSDetails
Moisture SensitiveYes
Factory Pack Quantity1
SGMII and Gb Ethernet PCS
Page 1 of 3
Home
>
Products
>
Intellectual Property
>
Lattice IP Cores
> SGMII-GbE
SGMII and Gb Ethernet PCS
Overview
The Lattice
SGMII
and
Gb Ethernet PCS
IP core implements the PCS functions of
both the
Cisco SGMII
and the
IEEE 802.3z (1000BaseX)
specifications. The PCS
mode is pin selectable. This IP core may be used in bridging applications and/or PHY
implementations.
The Serial Gigabit Media Independent Interface (SGMII) is a connection bus for Ethernet Media Access Controllers (MACs)
and Physical Layer Devices (PHYs) defined by Cisco Systems. It replaces the classic 22-wire GMII connection with a low pin
count, 4-pair, differential SGMII connection. The classic GMII interface defined in the IEEE802.3 specification is strictly for
Gigabit rate operation. However, the Cisco SGMII specification defines a method for operating 10 Mbps and 100 Mbps
MACs over the interface. Moreover, the Cisco SGMII specification is
comprised of more than just a bus interface definition; it defines a bridging function between SGMII and GMII buses.
These applications can be completely implemented in
LatticeECP3™, LatticeECP2M™ and LatticeSC™
Field
Programmable Gate Array (FPGA) devices. As an example, Lattice has developed a reference design for a complete SGMII-
to-(G)MII bridge. This reference design is included with the SGMII and Gb Ethernet PCS IP Core package and is described
in detail in Appendix C.
The core can be instantiated, synthesized and simulated through
IPexpress™
software.
Application
Key Features
Implements PCS functions of the Cisco SGMII Specification, Revision 1.7
Implements PCS functions for IEEE 802.3z (1000BaseX)
Dynamically selects SGMII/1000BaseX PCS operation
Supports MAC or PHY mode for SGMII auto-negotiation
Supports (G)MII data rates of 1Gbps, 100Mbps, 10Mbps
Provides Management Interface Port for control and maintenance
Includes Easy Connect option for seamless integration with Lattice's Tri-Speed MAC (TSMAC) IP core
http://www.latticesemi.com/products/intellectualproperty/ipcores/sgmii-gbe.cfm
10/11/2011

GBE-SGMII-PM-U1 Related Products

GBE-SGMII-PM-U1 GBE-SGMII-E3-U1 GBE-SGMII-E3-UT1 GBE-SGMII-SC-UT1 GBE-SGMII-PM-UT1 GBE-SGMII-SC-U1
Description Development Software GBE PCS u0026 SERIAL MEDIA INTERFACE Development Software GBE PCS u0026 Serial Independent Interfac Development Software GBE PCS u0026 Serial Independent Interfac Development Software GIGABIT MEDIA INTERFACE Development Software GIGABIT MEDIA INTERFACE Development Software GBE PCS & SERIAL MEDIA INTERFACE
Product Category Development Software Development Software Development Software Development Software Development Software Development Software
Manufacturer Lattice Lattice Lattice Lattice Lattice Lattice
Moisture Sensitive Yes Yes Yes Yes Yes Yes
Factory Pack Quantity 1 1 1 1 1 1
RoHS Details - - Details Details Details
【XMC4800 Relax EtherCAT Kit Review】01- Unboxing Photos---Kangaroo Brother
[i=s]This post was last edited by longmotto on 2018-12-28 22:13[/i] I am honored to participate in the XMC4800 Relax EtherCAT Kit review. Thanks to EEworld and Infineon for organizing this event. Toda...
longmotto Industrial Control Electronics
Determination of clock signal in asynchronous reset module in Verilog
In Verilog programming, in asynchronous reset programs, both reset signals and clock signals use edges as sensitive signals. always @(posedge clk,posedge rst_p) beginif rst_p='1' thencount = 4'd0;else...
挂在天边的鱼 FPGA/CPLD
Wireless charging mouse pads from Rapoo and Jingzao are waiting for you to take them apart - EEWorld invites you to play disassembly (Part 3)
Applications are closed.Click here to view the shortlistReview of past activities: [Summary] 45W, 65W and 130W GaN chargers - EEWorld invites you to play disassembly (first issue)[Summary] Multimeter ...
EEWORLD社区 Power technology
MSP430_USB_Descriptor_Tool simplifies the USB development process
Download MSP430_USB_Descriptor_Tool.exe here, [url=https://bbs.eeworld.com.cn/thread-366435-1-1.html]https://bbs.eeworld.com.cn/thread-366435-1-1.html[/url] After installation, run the program:...
dontium Microcontroller MCU
w25x16 series FLASH reading and writing problems
Please tell me, why can't I write or read data when I follow the steps below? Writing process: Wait for the chip to recover from BUSY state (wait for status register bit0 to become 0), use chip erase ...
09930051321 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2431  2179  2240  917  1396  49  44  46  19  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号