EEWORLDEEWORLDEEWORLD

Part Number

Search

GBE-SGMII-SC-U1

Description
Development Software GBE PCS & SERIAL MEDIA INTERFACE
CategoryDevelopment board/suite/development tools   
File Size34KB,3 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Environmental Compliance
Download Datasheet Parametric Compare View All

GBE-SGMII-SC-U1 Online Shopping

Suppliers Part Number Price MOQ In stock  
GBE-SGMII-SC-U1 - - View Buy Now

GBE-SGMII-SC-U1 Overview

Development Software GBE PCS & SERIAL MEDIA INTERFACE

GBE-SGMII-SC-U1 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerLattice
Product CategoryDevelopment Software
RoHSDetails
Moisture SensitiveYes
Factory Pack Quantity1
SGMII and Gb Ethernet PCS
Page 1 of 3
Home
>
Products
>
Intellectual Property
>
Lattice IP Cores
> SGMII-GbE
SGMII and Gb Ethernet PCS
Overview
The Lattice
SGMII
and
Gb Ethernet PCS
IP core implements the PCS functions of
both the
Cisco SGMII
and the
IEEE 802.3z (1000BaseX)
specifications. The PCS
mode is pin selectable. This IP core may be used in bridging applications and/or PHY
implementations.
The Serial Gigabit Media Independent Interface (SGMII) is a connection bus for Ethernet Media Access Controllers (MACs)
and Physical Layer Devices (PHYs) defined by Cisco Systems. It replaces the classic 22-wire GMII connection with a low pin
count, 4-pair, differential SGMII connection. The classic GMII interface defined in the IEEE802.3 specification is strictly for
Gigabit rate operation. However, the Cisco SGMII specification defines a method for operating 10 Mbps and 100 Mbps
MACs over the interface. Moreover, the Cisco SGMII specification is
comprised of more than just a bus interface definition; it defines a bridging function between SGMII and GMII buses.
These applications can be completely implemented in
LatticeECP3™, LatticeECP2M™ and LatticeSC™
Field
Programmable Gate Array (FPGA) devices. As an example, Lattice has developed a reference design for a complete SGMII-
to-(G)MII bridge. This reference design is included with the SGMII and Gb Ethernet PCS IP Core package and is described
in detail in Appendix C.
The core can be instantiated, synthesized and simulated through
IPexpress™
software.
Application
Key Features
Implements PCS functions of the Cisco SGMII Specification, Revision 1.7
Implements PCS functions for IEEE 802.3z (1000BaseX)
Dynamically selects SGMII/1000BaseX PCS operation
Supports MAC or PHY mode for SGMII auto-negotiation
Supports (G)MII data rates of 1Gbps, 100Mbps, 10Mbps
Provides Management Interface Port for control and maintenance
Includes Easy Connect option for seamless integration with Lattice's Tri-Speed MAC (TSMAC) IP core
http://www.latticesemi.com/products/intellectualproperty/ipcores/sgmii-gbe.cfm
10/11/2011

GBE-SGMII-SC-U1 Related Products

GBE-SGMII-SC-U1 GBE-SGMII-E3-U1 GBE-SGMII-E3-UT1 GBE-SGMII-SC-UT1 GBE-SGMII-PM-U1 GBE-SGMII-PM-UT1
Description Development Software GBE PCS & SERIAL MEDIA INTERFACE Development Software GBE PCS u0026 Serial Independent Interfac Development Software GBE PCS u0026 Serial Independent Interfac Development Software GIGABIT MEDIA INTERFACE Development Software GBE PCS u0026 SERIAL MEDIA INTERFACE Development Software GIGABIT MEDIA INTERFACE
Manufacturer Lattice Lattice Lattice Lattice Lattice Lattice
Product Category Development Software Development Software Development Software Development Software Development Software Development Software
Moisture Sensitive Yes Yes Yes Yes Yes Yes
Factory Pack Quantity 1 1 1 1 1 1
RoHS Details - - Details Details Details
Problems when testing the MR16 lamp (AC 24V input)
Problems when testing the MR16 lamp (AC 24V input) A sliding transformer is used at the input end; Some MR16 lamp housings have leakage when powered on; The driver boards are all wrapped in Qingke pap...
czf0408 Power technology
Recommended FPGA Learning Resources (XVI) - Digital Logic Principles and FPGA Design
, FPGA has experienced a transformation from a supporting role to a leading role since its birth. FPGA is mainly used to replace complex logic circuits. left][color=#565656][backcolor=rgb(237, 235, 23...
tiankai001 Download Centre
IO port write data failed
First, there are four registers, namely GPJCON, GPJDAT, GPJUDP and GPJSEL. GPJCON is set to 0x28555555, and each two bits represent the status of an IO port, 00: input, 01: output, 10: function pin, 1...
heljean Embedded System
I want to download CCS4.2.4.00033. I registered and confirmed it by email, but I still can't download it.
I've been learning LaunchPad, and registered multiple times, using different email addresses, and confirmed each time.But after entering the confirmed username and password, I still cannot download.Pl...
MSP430_TPO Microcontroller MCU
If you are interested in Chinese chess, please come in
My chess level is average. I won the county-level city championship a few years ago. In recent years, I have played chess less because of my busy work. I want to make friends with common interests. We...
panyi1012 Robotics Development
Dear experts, is there any constant current source that can work at high frequency? ? ?
I made a constant current source. It can produce constant current at low and medium frequencies, but at high frequencies (such as 10M-100M), the current becomes unstable. What is the reason? Is there ...
tianxiayidi Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2500  775  917  615  452  51  16  19  13  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号