EEWORLDEEWORLDEEWORLD

Part Number

Search

ZL30146GGG2

Description
Clock Generators u0026 Support Products Pb Free Sonet/Ethernet
Categorysemiconductor    Analog mixed-signal IC   
File Size71KB,4 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

ZL30146GGG2 Online Shopping

Suppliers Part Number Price MOQ In stock  
ZL30146GGG2 - - View Buy Now

ZL30146GGG2 Overview

Clock Generators u0026 Support Products Pb Free Sonet/Ethernet

ZL30146GGG2 Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerMicrosemi
RoHSDetails
Factory Pack Quantity260
ZL30146
SyncE SONET/SDH Line Card PLL
Short Form Data Sheet
Features
Synchronizes to standard telecom or Ethernet
backplane clocks and provides jitter filtered output
clocks for SONET/SDH, PDH and Ethernet network
interface cards
Supports the requirements of ITU-T G.8262 for
synchronous Ethernet Equipment slave Clocks
Meets the SONET/SDH jitter generation
requirements up to OC-192/STM-64
Two independent DPLLs provides timing for the
transmit path (backplane to line rate) and the
receive path (recovered line rate to backplane)
Synchronizes to telecom reference clocks (2 kHz,
N*8 kHz up to 77.76 MHz, 155.52 MHz) or to
Ethernet reference clocks (25 MHz, 50 MHz,
62.5 MHz, 125 MHz)
Selectable loop bandwidth of 14 Hz, 28 Hz, 890 Hz,
3.5 Hz, 1.7 Hz, or 0.1 Hz
Supports automatic hitless reference switching and
short term holdover during loss of reference inputs
Generates standard SONET/SDH clock rates (e.g.,
19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz,
622.08 MHz) or Ethernet clock rates (e.g., 25 MHz,
50 MHz, 125 MHz, 156.25 MHz, 312.5 MHz) for
synchronizing Ethernet PHYs
Ordering Information
ZL30146GGG
64 Pin CABGA
Trays
ZL30146GGG2 64 Pin CABGA*
Trays
*Pb Free Tin/Silver/Copper
-40
o
C to +85
o
C
Programmable output synthesizer to generate
telecom clock frequencies from any multiple of
8 kHz up to 100 MHz (e.g., T1/E1, DS3/E3)
Generates several styles of output frame pulse
with selectable pulse width, polarity, and frequency
Configurable input to output delay and output to
output phase alignment
Configurable through a serial interface (SPI or I
2
C)
DPLLs can be configured to provide synchronous
or asynchronous clock outputs
July 2009
Applications
ITU-T G.8262 Line Cards which support 1 GbE
and 10 GbE interfaces
SONET/SDH line cards up to OC-192/STM-64
osci
osco
ref0
ref1
ref2
ref3
ref4
Input
Ports
ref
m
Rx DPLL
Program m able
Synthesizer
N*8kHz
p_clk
p_fp
sync0
ref
n
/sync
n
Tx DPLL
Ref/Sync
Monitors
Ethernet/
SONET
APLL
diff
apll_clk
m ode
hold lock
I2C/SPI
JTAG
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2009, Zarlink Semiconductor Inc. All Rights Reserved.
The path was added but the compile error message was given that the header file could not be opened.
When using CCSv6 to compile a 28027F brushless DC motor control project, the errorin the screenshot is reported. The compilation result says that Adc.h cannot be opened in Device.h, but in fact other ...
azd1997 DSP and ARM Processors
ili9325 After turning on the display, is it a solid color?
stm32f103 ili9325 302*240 My initialization opens the display 0x0007 0x0133 The screen responds, but it displays a solid color, and then it doesn't work. Is that wrong? I made other screens and the di...
huo_hu MCU
Perpetual calendar
:handshake A perpetual calendar based on 51 MCU, including source code...
kf_nyh MCU
In-depth understanding of the SD card principle and its internal structure summary
I saw an in-depth understanding of the principles of SD cards and a summary of their internal structure elsewhere. It’s very good, so I’d like to share it with you!...
eastman1986 Embedded System
PXA270 core board solution:
PXA270 core board solution: CPU: PXA270 SDRAM: 128M FLASH: 32M Interface: USB, SDCARD, SERIAL, etc. LCD+TOUCH: 3.5' supports WIFI. Solutions available: SCH + PCB + BOOM + WINCE50 BSP. There is also a ...
maxshaw Embedded System
Burning port, are these two resistors necessary? Data pull-up, clock pull-down
Burning port, are these two resistors necessary? Data pull-up, clock pull-down...
QWE4562009 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 983  2827  719  1050  283  20  57  15  22  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号