EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4QV01KG-0092CDI

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size329KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4QV01KG-0092CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4QV01KG-0092CDI - - View Buy Now

8N4QV01KG-0092CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4QV01KG-0092CDI Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
ProductVCXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable
VCXO
General Description
The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL, P, M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements.
IDT8N4QV01 REV G
DATASHEET
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order codes),
re-programmable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5ppm to
±754.5ppm
One 2.5V or 3.3V LVDS differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps
(typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N4QV01 REV G DATA SHEET
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4QV01GCD REVISION A MARCH 11, 2014
1
©2014 Integrated Device Technology, Inc.
Experience in Application Test of DSP External SRAM
Figure 1-1 Code Composer Studio 6.0.0.00190 C/C++ development environment The hardware platform is based on the TMS320F28335 chip, and the software platform is based on TI's Code Composer Studio 6.0.0...
fish001 Microcontroller MCU
EEWORLD University ---- Making Industry 4.0 a reality - Analysis of TI wireless connection technology
Making Industry 4.0 a reality - Analysis of TI wireless connection technology : https://training.eeworld.com.cn/course/3675...
wanglan123 Talking
【TI mmWave Radar Evaluation】+Configuration File Test (Part 2)
Continuing from the previous post: adcbufCfg 0 1 0 1 //ADC cache configuration The document describes that the first parameter configuration is 0, does not support IWR144, only supports 16, the second...
29447945 TI Technology Forum
How to use quartusII and modulsim joint simulation
I just started using Verilog and I feel confused?! Is there any tutorial on how to use modulsim for simulation? I am using quartusII to write some small modules recently, but I don't know how to use t...
奔跑的蜗牛 FPGA/CPLD
Who knows hardware flow control, help me!
I have been struggling for two weeks. I have realized 485 communication on the STM32 board, but it is very annoying to have to control the direction all the time. I saw that there is a method of hardw...
霜天 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2920  1744  927  1022  2297  59  36  19  21  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号