datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> MAX9450EHJ
PDF
Preview

MAX9450EHJ

Description
VCXO Oscillators
Categorylogic    logic   
File Size386KB，19 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric Compare View All

MAX9450EHJ Online Shopping

Suppliers Part Number Price MOQ In stock  
MAX9450EHJ - - View Buy Now

MAX9450EHJ Overview

VCXO Oscillators

MAX9450EHJ Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
Parts packaging codeQFP
package instructionHTFQFP,
Contacts32
Reach Compliance Codeunknown
series9450
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeS-PQFP-G32
length5 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times4
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHTFQFP
Package shapeSQUARE
Package formFLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)235
Same Edge Skew-Max（tskwd）0.09 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.4 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width5 mm
minfmax160 MHz

Preview

Download Datasheet
19-0547; Rev 3; 11/07
EVALUATION KIT AVAILABLE
High-Precision Clock Generators
with Integrated VCXO
General Description
The MAX9450/MAX9451/MAX9452 clock generators
provide high-precision clocks for timing in SONET/SDH
systems or Gigabit Ethernet systems. The MAX9450/
MAX9451/MAX9452 can also provide clocks for the high-
speed and high-resolution ADCs and DACs in 3G base
stations. Additionally, the devices can also be used as a
jitter attenuator for generating high-precision CLK signals.
The MAX9450/MAX9451/MAX9452 feature an integrated
VCXO. This configuration eliminates the use of an exter-
nal VCXO and provides a cost-effective solution for gen-
erating high-precision clocks. The MAX9450/MAX9451/
MAX9452 feature two differential inputs and clock out-
puts. The inputs accept LVPECL, LVDS, differential sig-
nals, and LVCMOS. The input reference clocks range
from 8kHz to 500MHz.
The MAX9450/MAX9451/MAX9452 offer LVPECL, HSTL,
and LVDS outputs, respectively. The output range is up
to 160MHz, depending on the selection of crystal. The
input and output frequency selection is implemented
through the I
2
C or SPI™ interface. The MAX9450/
MAX9451/MAX9452 feature clock output jitter less than
0.8ps RMS (in a 12kHz to 20MHz band) and phase-
noise attenuation greater than -130dBc/Hz at 100kHz.
The phase-locked loop (PLL) filter can be set externally,
and the filter bandwidth can vary from 1Hz to 20kHz.
The MAX9450/MAX9451/MAX9452 feature an input
clock monitor with a hitless switch. When a failure is
detected at the selected reference clock, the device
can switch to the other reference clock. The reaction to
the recovery of the failed reference clock can be
revertive or nonrevertive. If both reference clocks fail,
the PLL retains its nominal frequency within a range of
±20ppm at +25°C.
The MAX9450/MAX9451/MAX9452 operate from 2.4V to
3.6V supply and are available in 32-pin TQFP packages
with exposed pads.
Features
♦
Integrated VCXO Provides a Cost-Effective
Solution for High-Precision Clocks
♦
8kHz to 500MHz Input Frequency Range
♦
15MHz to 160MHz Output Frequency Range
♦
I
2
C or SPI Programming for the Input and Output
Frequency Selection
♦
PLL Lock Range > ±60ppm
♦
Two Differential Outputs with Three Types of
Signaling: LVPECL, LVDS, or HSTL
♦
Input Clock Monitor with Hitless Switch
♦
Internal Holdover Function within ±20ppm of the
Nominal Frequency
♦
Low Output CLK Jitter: < 0.8ps RMS in the 12kHz
to 20MHz Band
♦
Low Phase Noise > -130dBc at 100kHz, > -140dBc
at 1MHz
MAX9450/MAX9451/MAX9452
Ordering Information
PART
MAX9450EHJ
MAX9451EHJ
MAX9452EHJ
PIN-PACKAGE
32 TQFP-EP*
32 TQFP-EP*
32 TQFP-EP*
OUTPUT
LVPECL
HSTL
LVDS
PKG CODE
H32E-6
H32E-6
H32E-6
Note:
All devices are specified over the -40°C to +85°C
temperature range.
For lead-free packages, contact factory.
*EP
= Exposed paddle.
Pin Configuration
CLK1+
CLK0+
CLK1-
V
DDQ
V
DDQ
18
GND
TOP VIEW
CLK0-
24
23
22
21
20
19
17
V
DD
25
X1 26
X2 27
V
DDA
28
LP1 29
LP2 30
GNDA 31
RJ 32
OE
16 CMON
15 AD1
14 AD0
13 SDA
12 SCL
11 GND/CS
10 MR
9
INT
8
IN1-
Applications
SONET/SDH Systems
10 Gigabit Network Routers and Switches
3G Cellular Phone Base Stations
General Jitter Attenuation
MAX9450
MAX9451
MAX9452
EXPOSED PAD
(GND)
1
LOCK
2
SEL0
3
SEL1
4
IN0+
5
IN0-
6
V
DD
7
IN1+
SPI is a trademark of Motorola, Inc.
TQFP
(5mm x 5mm)
1
________________________________________________________________
Maxim Integrated Products
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.

MAX9450EHJ Related Products

MAX9450EHJ MAX9451EHJ MAX9452EHJ MAX9450EVKIT
Description VCXO Oscillators VCXO Oscillators VCXO Oscillators VCXO Oscillators MAX9450 Evaluation Kit
Is it Rohs certified? incompatible incompatible incompatible -
Maker Microsemi Microsemi Microsemi -
Parts packaging code QFP QFP QFP -
package instruction HTFQFP, HTFQFP, HTFQFP, -
Contacts 32 32 32 -
Reach Compliance Code unknown compliant unknown -
series 9450 9451 9452 -
Input adjustment DIFFERENTIAL MUX DIFFERENTIAL MUX DIFFERENTIAL MUX -
JESD-30 code S-PQFP-G32 S-PQFP-G32 S-PQFP-G32 -
length 5 mm 5 mm 5 mm -
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER -
Number of functions 1 1 1 -
Number of terminals 32 32 32 -
Actual output times 4 4 4 -
Maximum operating temperature 85 °C 85 °C 85 °C -
Minimum operating temperature -40 °C -40 °C -40 °C -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code HTFQFP HTFQFP HTFQFP -
Package shape SQUARE SQUARE SQUARE -
Package form FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH -
Peak Reflow Temperature (Celsius) 235 235 235 -
Same Edge Skew-Max（tskwd） 0.09 ns 0.106 ns 0.09 ns -
Maximum seat height 1.2 mm 1.2 mm 1.2 mm -
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V -
Minimum supply voltage (Vsup) 2.4 V 2.4 V 2.4 V -
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V -
surface mount YES YES YES -
technology CMOS CMOS CMOS -
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL -
Terminal form GULL WING GULL WING GULL WING -
Terminal pitch 0.5 mm 0.5 mm 0.5 mm -
Terminal location QUAD QUAD QUAD -
Maximum time at peak reflow temperature 20 20 20 -
width 5 mm 5 mm 5 mm -
minfmax 160 MHz 160 MHz 160 MHz -

Recommended Resources

One of multiple sets of high-power colored light chain circuits that flash in turn a

Senlan SB60 frequency conversion typical application circuit diagram

Circuit diagram of electronic self-learning machine for children

Two constant voltage sources using two operational amplifiers

555 axis temperature alarm circuit

Optical transmission detection circuit

How to implement the touch text scrolling effect of iPhone under WinCE6.0
I want to make an effect like iPhone in WinCE, where the text on the screen moves with the screen when sliding up and down. Can any expert help me with it? Thank you very much...
wenli1985wl Embedded System
DSP AD current sampling data fitting curve
1. Calculation formula. Current AD value:( Three-phase current value)The sliding resistor RPH1 is adjusted to 1.435K. When TH1 outputs 3V, the current is 51A. Summary: After completing the experiment,...
火辣西米秀 DSP and ARM Processors
The principle of embedded dialing technology
Now I often hear that some software of Atson and Xunsai have built-in dialing technology when sending MMS. What is the principle and how is it implemented? If you can post the code, you will get a lot...
cow_cga Embedded System
microPython + esp8266 + tm1650 = Network clock
[i=s] This post was last edited by The Most Handsome on 2021-11-6 13:32[/i]Hello everyone, I haven’t appeared for a long time. If you ask the reason, it is definitely not playing games or spending tim...
是最帅的啊 DIY/Open Source Hardware
LM3s8962 Experience 9…Simulating SPI to access MP3 module
LM3s8962 + vs1003VS1003 Features: ●Decode MPEG 1 and MPEG2 Audio Layer III (CBR+VBR+ABR); WMA 4.0/4.1/7/8/9 5-384kbps all streams WAV (PCM+IMA AD-PCM); generate MIDI/SP-MIDI files. ●IMA ADPCM encoding...
sdjntl Microcontroller MCU
FPGA introductory series experimental tutorial - key debounce control LED on and off.pdf
FPGA introductory series experimental tutorial - key debounce control LED on and off.pdf...
zxopenljx FPGA/CPLD
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. P6SMB200A
  2. HSCSDRN050PGAB5
  3. DP11SH3015A15K
  4. RSB6SP06200316
  5. SE-K63M1500B7FM1632
  6. HR122953000.05LF
  7. DSA6332HA3JB-T
  8. ECS-081.92-20-35EU-TR
  9. AME8530AEEVEFX46
  10. BC548
  11. 2EZ20_B0_10001
  12. CR1210G43RD50

Popular Articles

  1. Vishay's automotive-grade high-voltage thick-film chip resistors save board space while reducing component count and tooling costs
  2. Lithium hexafluorophosphate production and sales are booming, Tianji shares expects a profit of 460 million yuan in the third quarter report
  3. Nanochip obtains TÜV Rheinland ISO 26262 highest level functional safety management certification
  4. A nearly 10,000 yuan mobile phone has a bug! Even the most basic functions can't be used
  5. Security mechanisms using DDS middleware in software-defined cars
  6. Shenzhen Technology: Plans to list and transfer 100% equity of Shenzhen Technology Guilin
  7. With a total investment of 500 million yuan, the Zhongke Keyi high-end instrument equipment project started construction in Suzhou High-tech Zone
  8. Galaxy M33 and M23 smartphones appear on Samsung's official website
  9. Rated power, active power, reactive power, apparent power, power factor and peak factor
  10. The use and precautions of Keithley high resistance/low current electrometer Keithley6430

Technical ResourceMore

  1. A new method for deriving integrated magnetic converters and a general model of magnetic equivalent circuits
  2. A general multi-level SVM algorithm based on reference voltage decomposition and zero-sequence voltage equivalence
  3. PWM_PFM control circuit of switching power supply
  4. Proteus simulation example (AT90X) - ADDC practice program.rar
  5. Steps to convert Altium board to Allegro board
  6. Microchip PIC series microcontroller RS232 communication application
  7. GaN Systems Li Quanchun 2
  8. emWIN 5.xx Porting Manual
  9. 無線電通訊系統基礎訓練
  10. Welding machine maintenance knowledge

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 182  2464  1288  392  81  4  50  26  8  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号