EEWORLDEEWORLDEEWORLD

Part Number

Search

AD7942BRM

Description
14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN
File Size444KB,28 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Compare View All

AD7942BRM Overview

14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN

Preliminary Technical Data
FEATURES
14-bit resolution with no missing codes
Throughput: 250 kSPS
INL: ±0.4 LSB typ, ±1 LSB max (±0.0061 % of FSR)
S/(N + D): 85 dB @ 20 kHz
THD: −100 dB @ 20 kHz
Pseudo-differential analog input range
0 V to V
REF
with V
REF
up to VDD
No pipeline delay
Single-supply 5V operation with
1.8 V/2.5 V/3 V/5 V logic interface
Serial interface SPI®/QSPI™/µWire/DSP compatible
Daisy chain multiple ADCs and BUSY indicator
Power dissipation
1.15 mW @ 2.5 V/100 kSPS, 3.3 mW @ 5 V/100 kSPS,
1.15 µW @ 2.5 V/100 SPS
Stand-by current: 1 nA
10-lead package: MSOP (MSOP-8 size) and
3 mm × 3 mm QFN (LFCSP) (SOT-23 size)
Pin-for-pin compatible with the 16-Bit AD7685
14-Bit, 250 kSPS PulSAR™
ADC in MSOP/QFN
AD7942
APPLICATION DIAGRAM
0.5 TO 5V
2.5V to 5V
0 TO VREF
IN+
IN–
REF VDD
VIO
SDI
1.8 TO VDD
3- OR 4-WIRE INTERFACE
(SPI, DAISY CHAIN, CS)
AD7942
GND
SCK
SDO
CNV
Figure 1.
GENERAL DESCRIPTION
The AD7942 is a 14-bit, charge redistribution successive
approximation, analog-to-digital converter (ADC) that operates
from a single 5V power supply, VDD. It contains a low power,
high speed, 14-bit sampling ADC with no missing codes, an
internal conversion clock, and a versatile serial interface port.
The part also contains a low noise, wide bandwidth, short
aperture delay track-and-hold circuit. On the CNV rising edge,
it samples an analog input IN+ between 0 V to REF with respect
to a ground sense IN−. The reference voltage, REF, is applied
externally and can be set up to the supply voltage.
Its power scales linearly with throughput.
The SPI compatible serial interface also features the ability,
using the SDI input, to daisy chain several ADCs on a single 3-
wire bus and provides an optional BUSY indicator. It is
compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic using the separate
supply VIO.
The AD7942 is housed in a 10-lead MSOP or a 10-lead QFN
(LFCSP) with operation specified from −40°C to +85°C.
APPLICATIONS
Battery-powered equipment
Data acquisition
Instrumentation
Medical instruments
Process control
Table 1. MSOP, QFN (LFCSP)/SOT-23 14 and16-Bit ADC
Type
16-Bit True
Differential
16-Bit Pseudo
Differential/Unipolar
16-Bit Unipolar
14-Bit Pseudo
Differential/Unipolar
14-Bit Unipolar
100 kSPS
AD7684
AD7683
AD7680
AD7942
AD7940
AD7946
250 kSPS
AD7687
AD7685
AD7694
500 kSPS
AD7688
AD7686
Rev Pr B
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
© 2004 Analog Devices, Inc. All rights reserved.

AD7942BRM Related Products

AD7942BRM AD7942BCPRL7 AD7942BCPWP AD7942BRMRL7
Description 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN
Driver Development
I want to start learning driver development related knowledge. I currently master C and C++ languages. I am familiar with socket programming. I don’t know how to learn driver development. I hope you c...
slw5569 Embedded System
I am new to 51 MCU. I need help with assembly and C language code of electronic clock with function key control.
[i=s]This post was last edited by firstsea on 2015-11-25 16:06[/i] [align=left][font=黑体][size=19px][b]I am new to 51 MCU and need help with assembly and C language code of electronic clock with functi...
firstsea 51mcu
Problems encountered in Xilinx simulation
Started : "Creating Tbw file". ERROR:ProjectMgmt - TOE: ITclInterp::ExecuteCmd gave Tcl result 'invalid command name "0"'. Tcl_ErrnoId: unknown error Tcl_ErrnoMsg: No error _cmd: ::xilinx::Dpm::dpm_ch...
eeleader FPGA/CPLD
[Uncle T's Library] "Analysis and Design of Analog Integrated Circuits (Fourth Edition)"
[p=24, null, left][color=rgb(86, 86, 86)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=14px][url=https://download.eeworld.com.cn/detail/tyw/301799?src=2114][color=#0066cc]Chinese version: "Analysis a...
tyw Download Centre
Motion Estimation Algorithm Design and FPGA Implementation.pdf
Motion Estimation Algorithm Design and FPGA Implementation.pdf...
zxopenljx FPGA/CPLD
Question: The problem of unstable sampling on the rising edge of the clock
A very simple code written in Verilog, roughly: reg[1:0] q; //q is the data generated by calling the IP core fifo, the default is reg type output assign data_out={{4{q[0]}},{4{q[1]}}}; //data_out is t...
xyw FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1360  1081  1840  544  2486  28  22  38  11  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号