EEWORLDEEWORLDEEWORLD

Part Number

Search

FKS3D022202B00KA00

Description
Film Capacitors FKS 3 0.022 F 100 VDC 3x8.5x10 PCM7.5
CategoryPassive components   
File Size330KB,9 Pages
ManufacturerWIMA
Websitehttps://www.wima.de/
Download Datasheet Parametric View All

FKS3D022202B00KA00 Online Shopping

Suppliers Part Number Price MOQ In stock  
FKS3D022202B00KA00 - - View Buy Now

FKS3D022202B00KA00 Overview

Film Capacitors FKS 3 0.022 F 100 VDC 3x8.5x10 PCM7.5

FKS3D022202B00KA00 Parametric

Parameter NameAttribute value
Product CategoryFilm Capacitors
ManufacturerWIMA
Capacitance0.022 uF
Voltage Rating DC100 VDC
Tolerance10 %
Length10 mm
Width3 mm
Height8.5 mm
Capacitance - nF22 nF
Capacitance - pF22000 pF
Unit Weight0.035274 oz
WIMA FKS 3
Polyester (PET) Film/Foil Capacitors for Pulse Applications
in PCM 7.5 mm to 15 mm. Capacitances from 1000 pF to 0.22
mF.
Rated Voltages from 100 VDC to 630 VDC.
Special Features
˜
Pulse duty construction
˜
According to RoHS 2011/65/EU
D
Electrical Data
Capacitance range:
1000 pF to 0.22
mF
(E12-values on request)
Rated voltages:
100 VDC, 250 VDC, 400 VDC, 630 VDC
Capacitance tolerances:
± 20%, ±10%, ±5%,
Operating temperature range:
–55+ C to +100+ C
Test specifications:
In accordance with IEC 60384-11
Climatic test category:
55/100/56 in accordance with IEC
Insulation resistance
at +20+ C:
3 x 10
4
(mean value: 5 x 10
5
M¸)
Measuring voltage: 100 V/1 min.
Test voltage:
2 U
r
, 2 sec.
Maximum pulse rise time:
1000 V/
m
sec for pulses equal to the
rated voltage
Dissipation factors
at +20+ C: tan
d
at f
C0.01mF 0.01
mFPC0.22 mF
8 x 10
-3
20 x 10
-3
25 x 10
-3
Typical Applications
For general DC-applications e.g.
˜
Coupling
˜
Decoupling
1 kHz
8 x 10
-3
10 kHz
15 x 10
-3
100 kHz
20 x 10
-3
Construction
Dielectric:
Polyethylene-terephthalate (PET) film
Capacitor electrodes:
Metal foil
Internal construction:
Voltage derating:
A voltage derating factor of 1.25 % per K
must be applied from +85+ C for DC
voltages and from +75+ C for AC
voltages.
Reliability:
Operational life
300 000 hours
Failure rate
P
5 fit (0.5 x U
r
and 40+ C)
Plastic film
Metal foil electrode
Terminating wire
Encapsulation:
Solvent-resistant, flame-retardant plastic
case with epoxy resin seal, UL 94 V-0
Terminations:
Tinned wire.
Marking:
Colour: Red. Marking: Black.
Epoxy resin seal: Yellow.
Mechanical Tests
Pull test on pins:
10 N in direction of pins according to
IEC 60068-2-21
Vibration:
6 hours at 10 ... 2000 Hz and 0.75 mm
displacement amplitude or 10 g in
accordance with IEC 60068-2-6
Low air density:
1kPa = 10 mbar in accordance with
IEC 60068-2-13
Bump test:
4000 bumps at 390 m/sec
2
in
accordance with IEC 60068-2-29
Packing
Available taped and reeled.
Detailed taping information and graphs
at the end of the catalogue.
For further details and graphs please
refer to Technical Information.
04.16
37
SPCE061A Materials
Very practical. Lingyang 16-bit MCU textbook...
wanghaixing Analog electronics
LM Flash Programmer Error when downloading program via serial port
I want to use LM Flash Programmer to download programs to LM3S1811 through the serial port, but now the following error keeps appearing. Is it because of my settings or other problems? Is there someth...
iceman5823 Microcontroller MCU
TI's new low-cost PCI Express x1 physical layer device XIO1100 enters volume production
Texas Instruments (TI) has announced that the new PCI Express x1 physical layer ( PHY ) device XIO1100 will be put into full production. XIO1100 can well meet the market demand for low-cost PCIe endpo...
amethyst Automotive Electronics
ADUCM360 ADUCM361 Minimum System Board Design Files
I recently drew a minimum system board for ADUCM36X, and I share the files here for those who need it. Schematic diagramPCB diagramSoldered physical diagramSchematic diagram of the connection through ...
littleshrimp ADI Reference Circuit
Received the prize from EEWORLD, thank you admin
I am very excited and wish EEWORLD further progress! :victory:...
jxb01033016 Talking
(LATTICE's CPLD device) How to constrain the internal frequency division signal to the global network?
The main clock used inside the CPLD is an asynchronous frequency-divided clock of the global clock pin input clock. How to constrain this clock to the global clock network, or how to call the BUFG pri...
danielzhoufeng FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 813  2114  732  1650  1165  17  43  15  34  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号