849N212CKI-007LFT datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 849N212CKI-007LFT

849N212CKI-007LFT: DescriptionClock Synthesizer / Jitter Cleaner Frequency Translator IC; Categorysemiconductor Analog mixed-signal IC; File Size693KB，38 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric Compare View All

849N212CKI-007LFT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	849N212CKI-007LFT	-	-	View	Buy Now

849N212CKI-007LFT Overview

Clock Synthesizer / Jitter Cleaner Frequency Translator IC

849N212CKI-007LFT Parametric

Parameter Name	Attribute value
Product Category	Clock Synthesizer / Jitter Cleaner
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	Details
Number of Outputs	2 Output
Output Level	LVCMOS, LVDS, LVPECL
Max Output Freq	250 MHz
Input Level	HCSL, LVDS, LVHSTL, LVPECL
Maximum Input Frequency	710 MHz
Supply Voltage - Max	3.465 V
Supply Voltage - Min	3.135 V
Maximum Operating Temperature	+ 85 C
Minimum Operating Temperature	- 40 C
Mounting Style	SMD/SMT
Package / Case	VFQFN-40
Packaging	Reel
Operating Supply Current	280 mA
Factory Pack Quantity	5000

Preview

Download Datasheet

View All

FemtoClock® NG Universal Frequency

Translator

General Description

The ICS849N212I is a highly flexible FemtoClock® NG general

purpose, low phase noise Frequency Translator / Synthesizer with

alarm and monitoring functions suitable for networking and

communications applications. It is able to generate any output

frequency in the 1MHz - 250MHz range (see Table 3 for details). A

wide range of input reference clocks and a range of low-cost

fundamental mode crystal frequencies may be used as the source

for the output frequency.

The ICS849N212I has three operating modes to support a very

broad spectrum of applications:

1) Frequency Synthesizer

ICS849N212I

DATA SHEET

Features

•

Fourth generation FemtoClock® NG technology

Universal Frequency Translator/Frequency Synthesizer

Two outputs

•

One programmable as LVPECL or LVDS

One LVCMOS

Both outputs may be set to use 2.5V or 3.3V output levels

Programmable output frequency: 1.0MHz to 250MHz

Two differential inputs support the following input types: LVPECL,

LVDS, LVHSTL, HCSL

Input frequency range: 8kHz - 710MHz

Crystal input frequency range: 16MHz - 40MHz

Two factory-set register configurations for power-up default state

•

Synthesizes output frequencies from a 16MHz - 40MHz

fundamental mode crystal.

Fractional feedback division is used, so there are no

requirements for any specific crystal frequency to produce the

desired output frequency with a high degree of accuracy.

Applications: PCI Express, Computing, General Purpose

Translates any input clock in the 16MHz - 710MHz frequency

range into any supported output frequency.

This mode has a high PLL loop bandwidth in order to track input

reference changes, such as Spread-Spectrum Clock

modulation, so it will not attenuate much jitter on the input

reference.

Applications: Networking & Communications.

Translates any input clock in the 8kHz - 710MHz frequency

range into any supported output frequency.

This mode supports PLL loop bandwidths in the 10Hz - 580Hz

range and makes use of an external crystal to provide

significant jitter attenuation.

2) High-Bandwidth Frequency Translator

•

Power-up default configuration pin or register selectable

Configurations customized via One-Time Programmable ROM

Settings may be overwritten after power-up via I

C Serial interface for register programming

RMS phase jitter at 125MHz, using a 40MHz crystal

(12kHz - 20MHz): 558fs (typical), Low Bandwidth Mode (FracN)

RMS phase jitter at 125MHz, using a 100MHz input clock

(12kHz - 20MHz): 388fs (typical), High Bandwidth Mode

(Integer FB)

Output supply voltage modes:

CCA

CCO

3.3V/3.3V/3.3V

3.3V/3.3V/2.5V (LVPECL only)

2.5V/2.5V/2.5V

-40°C to 85°C ambient operating temperature

Available in lead-free (RoHS 6) package

3) Low-Bandwidth Frequency Translator

•

This device provides two factory-programmed default power-up

configurations burned into One-Time Programmable (OTP) memory.

The configuration to be used is selected by the CONFIG pin. The two

configurations are specified by the customer and are programmed by

IDT during the final test phase from an on-hand stock of blank

devices. The two configurations may be completely independent of

one another.

One usage example might be to install the device on a line card with

two optional daughter cards: an OC-3 option (configuration 0)

requiring a 155.52MHz LVDS clock translated from a 19.44MHz input

and a Gigabit Ethernet option (configuration 1) requiring a 125MHz

LVPECL clock translated from the same 19.44MHz input reference.

To implement other configurations, these power-up default settings

can be overwritten after power-up using the I

C interface and the

device can be completely reconfigured. However, these settings

would have to be re-written each time the device powers-up.

Pin Assignment

XTALBAD

CLK1BAD

CLK_ACTIVE

HOLDOVER

CLK0BAD

CCA

LF1

LF0

XTAL_IN

XTAL_OUT

CLK_SEL

CLK0

nCLK0

CLK1

nCLK1

40 39 38 37 36 35 34 33 32 31

LOCK_IND

OE0

nQ0

CCO

OE1

ICS849N212I

40 Lead VFQFN

6mm x 6mm x 0.925mm

K Package

Top View

11 12 13 14 15 16 17 18 19 20

CONFIG

S_A1

S_A0

PLL_BYPASS

SDATA

SCLK

ICS849N212CKI REVISION B NOVEMBER 19, 2012

849N212CKI-007LFT Related Products

	849N212CKI-007LFT	849N212CKI-008LFT	849N212CKI-006LFT	849N212CKI-004LF	849N212CKI-008LF	849N212CKI-010LF
Description	Clock Synthesizer / Jitter Cleaner Frequency Translator IC	Clock Synthesizer / Jitter Cleaner Frequency Translator IC	Clock Synthesizer / Jitter Cleaner Frequency Translator IC	Clock Synthesizer / Jitter Cleaner Frequency Translator IC	Clock Synthesizer / Jitter Cleaner Frequency Translator IC	Clock Synthesizer / Jitter Cleaner FemtoClock UFT 2 Output 250MHz
Product Category	Clock Synthesizer / Jitter Cleaner	Clock Synthesizer / Jitter Cleaner	Clock Synthesizer / Jitter Cleaner	Clock Synthesizer / Jitter Cleaner	Clock Synthesizer / Jitter Cleaner	Clock Synthesizer / Jitter Cleaner
Manufacturer	IDT (Integrated Device Technology, Inc.)	IDT (Integrated Device Technology, Inc.)	IDT (Integrated Device Technology, Inc.)	IDT (Integrated Device Technology, Inc.)	IDT (Integrated Device Technology, Inc.)	IDT (Integrated Device Technology, Inc.)
RoHS	Details	Details	Details	Details	Details	Details
Packaging	Reel	Reel	Reel	Tube	Tray	Tray
Factory Pack Quantity	5000	5000	5000	490	490	490
Number of Outputs	2 Output	2 Output	2 Output	2 Output	2 Output	-
Output Level	LVCMOS, LVDS, LVPECL	LVCMOS, LVDS, LVPECL	LVCMOS, LVDS, LVPECL	LVCMOS, LVDS, LVPECL	LVCMOS, LVDS, LVPECL	-
Max Output Freq	250 MHz	250 MHz	250 MHz	250 MHz	250 MHz	-
Input Level	HCSL, LVDS, LVHSTL, LVPECL	HCSL, LVDS, LVHSTL, LVPECL	HCSL, LVDS, LVHSTL, LVPECL	HCSL, LVDS, LVHSTL, LVPECL	HCSL, LVDS, LVHSTL, LVPECL	-
Maximum Input Frequency	710 MHz	710 MHz	710 MHz	710 MHz	710 MHz	-
Supply Voltage - Max	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	-
Supply Voltage - Min	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	-
Maximum Operating Temperature	+ 85 C	+ 85 C	+ 85 C	+ 85 C	+ 85 C	-
Minimum Operating Temperature	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	-
Mounting Style	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	-
Package / Case	VFQFN-40	VFQFN-40	VFQFN-40	VFQFPN-40	VFQFN-40	-
Operating Supply Current	280 mA	280 mA	280 mA	280 mA	280 mA	-

Recommended Resources

PWM DC motor speed regulation circuit diagram composed of LM324

Neon lamp power indication circuit

Zero trigger AC regulated power supply circuit

AD524 type precision instrument amplifier

A circuit for protection based on the principle that UCE increases when IGBT overcurrent

Computer motherboard circuit diagram 810 1_12

Why does it always fail to produce results when writing infrared decoding with a low-frequency clock?: Why is there always no effect when writing infrared decoding with a low-frequency clock? The program is as follows: #define IR_sIG_Value P2IN & BIT0 void Infrared_Port_initialize() { P2DIR &=~BIT0; //...; 怒咏痕 Microcontroller MCU

10 clear classic circuits: 10 clear classic circuits: 1. 150MHz frequency meter made of 2051 2. ADC function realized by IO port 3. USB to serial port - CH340 4. Making of serial port computer infrared remote control 5. Control...; lixiaohai8211 Analog electronics

Has anyone made LDC1000 and msp430 drivers?: [i=s] This post was last edited by paulhyde on 2014-9-15 03:03 [/i] Has anyone made LDC1000 and msp430 drivers?...; njwwd Electronics Design Contest

The important reception is over and we are back to the forum: {:1_138:} I've been exhausted for the past 10 days. I finally finished an important reception and started to return to the forum...; chenzhufly Talking

Where are the CAN bus pins of the dsPIC33FJ128GP804?: [color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif][size=14.44444465637207px]The information says it is citx and cirx, but I couldn’t find it on the chip after searching for a long time[/si...; m1a1ha Microchip MCU

Adjustment of basic idle speed of electronically controlled vehicles 1: In the adjustment of the engine, idle speed adjustment is the most basic adjustment work. The quality of idle speed adjustment is directly related to the running state of the engine, the emission leve...; frozenviolet Automotive Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components