EEWORLDEEWORLDEEWORLD

Part Number

Search

ATF22LV10C-15SC

Description
SPLD - Simple Programmable Logic Devices 500 GATE STANDARD POWER 3.3V - 15NS
CategoryProgrammable logic devices    Programmable logic   
File Size2MB,19 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric Compare View All

ATF22LV10C-15SC Online Shopping

Suppliers Part Number Price MOQ In stock  
ATF22LV10C-15SC - - View Buy Now

ATF22LV10C-15SC Overview

SPLD - Simple Programmable Logic Devices 500 GATE STANDARD POWER 3.3V - 15NS

ATF22LV10C-15SC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instructionSOP, SOP24,.4
Contacts24
Reach Compliance Codecompliant
Other features10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
ArchitecturePAL-TYPE
maximum clock frequency45.5 MHz
JESD-30 codeR-PDSO-G24
JESD-609 codee0
length15.4 mm
Humidity sensitivity level2
Dedicated input times10
Number of I/O lines10
Number of entries22
Output times10
Number of product terms132
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
organize10 DEDICATED INPUTS, 10 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP24,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)240
power supply3.3/5 V
Programmable logic typeFLASH PLD
propagation delay15 ns
Certification statusNot Qualified
Maximum seat height2.65 mm
Maximum supply voltage5.5 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.5 mm
Base Number Matches1
Features
3.0V to 5.5V Operating Range
Advanced Low-voltage Electrically-erasable Programmable Logic Device
User-controlled Power-down Pin Option
Pin-controlled Standby Power (10µA Typical)
Well-suited for Battery Powered Systems
10ns Maximum Propagation Delay
CMOS and TTL Compatible Inputs and Outputs
Latch Feature Hold Inputs to Previous Logic States
Advanced Electrically-erasable Technology
– Reprogrammable
– 100% Tested
High-reliability CMOS Process
– 20 year Data Retention
– 100 Erase/Write Cycles
– 2,000V ESD Protection
– 200mA Latchup Immunity
Industrial Temperature Ranges
Dual-in-line and Surface Mount Packages in Standard Pinouts
Inputs are 5V Tolerant
Green Package Options (Pb/Halide-free/RoHS Compliant) Available
Applcations include Glue logic for 3.3V systems, DMA Control, State Machine Control,
Graphics processing
High-performance
Electrically
Erasable
Programmable
Logic Device
Atmel ATF22LV10C
See separate datasheet for Atmel
ATF22LV10C(Q)Z option
1.
Description
The Atmel
®
ATF22LV10C is a high-performance CMOS (electrically erasable) pro-
grammable logic device (PLD) that utilizes the Atmel proven electrically erasable
Flash memory technology. Speeds down to 10ns and power dissipation as low as
10mA are offered. All speed ranges are specified over the 3.0V to 5.5V range for
industrial and commercial temperature ranges.
The ATF22LV10C provides a low-voltage and user controlled “zero” power CMOS
PLD solution. A user-controlled power-down feature offers “zero” (10
µA
typical)
standby power. This feature allows the user to manage total system power to meet
specific application requirements and enhance reliability, all without sacrificing speed.
(The Atmel ATF22LV10CQZ provides edge-sensing “zero” standby power (3
µA
typi-
cal), as well as low voltage operation. See the ATF22LV10CQZ datasheet.)
The ATF22LV10C is capable of operating at supply voltages down to 3.0V. When the
power-down pin is active, the device is placed into a zero standby power-down mode.
When the power-down pin is not used or active, the device operates in a full power
low voltage mode. Pin “keeper” circuits on input and output pins hold pins to their pre-
vious logic levels when idle, which eliminate static power consumed by pull-up
resistors.
The ATF22LV10C macrocell incorporates a variable product term architecture. Each
output is allocated from 8 to 16 product terms which allows highly-complex logic func-
tions to be realized. Two additional product terms are included to provide synchronous
reset and asynchronous reset. These additional product terms are common to all ten
registers and are automatically cleared upon power-up. Register preload simplifies
testing. A security fuse prevents unauthorized copying of programmed fuse patterns.
0780M–PLD–7/10

ATF22LV10C-15SC Related Products

ATF22LV10C-15SC ATF22LV10C-10PC ATF22LV10C-15PC ATF22LV10C-15SI ATF22LV10C-10PI
Description SPLD - Simple Programmable Logic Devices 500 GATE STANDARD POWER 3.3V - 15NS SPLD - Simple Programmable Logic Devices 500 GATE STANDARD POWER 3.3V - 10NS SPLD - Simple Programmable Logic Devices 500 GATE STANDARD POWER 3.3V - 15NS SPLD - Simple Programmable Logic Devices EEPLD 500GATE STDPWR 3.3V 15NS IND TEMP SPLD - Simple Programmable Logic Devices EEPLD 500GATE STDPWR 3.3V 10NS IND TEMP
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible
Parts packaging code SOIC DIP DIP SOIC DIP
package instruction SOP, SOP24,.4 DIP, DIP24,.3 DIP, DIP24,.3 0.300 INCH, PLASTIC, SOIC-24 DIP, DIP24,.3
Contacts 24 24 24 24 24
Reach Compliance Code compliant compliant compliant unknown compliant
Other features 10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK 10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK 10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK 10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK 10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
Architecture PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE
maximum clock frequency 45.5 MHz 71.4 MHz 45.5 MHz 45.5 MHz 71.4 MHz
JESD-30 code R-PDSO-G24 R-PDIP-T24 R-PDIP-T24 R-PDSO-G24 R-PDIP-T24
JESD-609 code e0 e0 e0 e0 e0
length 15.4 mm 31.877 mm 31.877 mm 15.4 mm 31.877 mm
Humidity sensitivity level 2 1 1 2 1
Dedicated input times 10 10 10 10 10
Number of I/O lines 10 10 10 10 10
Number of entries 22 22 22 22 22
Output times 10 10 10 10 10
Number of product terms 132 132 132 132 132
Number of terminals 24 24 24 24 24
Maximum operating temperature 70 °C 70 °C 70 °C 85 °C 85 °C
organize 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O 10 DEDICATED INPUTS, 10 I/O
Output function MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP DIP DIP SOP DIP
Encapsulate equivalent code SOP24,.4 DIP24,.3 DIP24,.3 SOP24,.4 DIP24,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE IN-LINE SMALL OUTLINE IN-LINE
Peak Reflow Temperature (Celsius) 240 225 225 240 225
power supply 3.3/5 V 3.3/5 V 3.3/5 V 3.3/5 V 3.3/5 V
Programmable logic type FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD
propagation delay 15 ns 10 ns 15 ns 15 ns 10 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2.65 mm 5.334 mm 5.334 mm 2.65 mm 5.334 mm
Maximum supply voltage 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES NO NO YES NO
technology CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING THROUGH-HOLE THROUGH-HOLE GULL WING THROUGH-HOLE
Terminal pitch 1.27 mm 2.54 mm 2.54 mm 1.27 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30 30
width 7.5 mm 7.62 mm 7.62 mm 7.5 mm 7.62 mm
Base Number Matches 1 - 1 1 -
MSP430F5529 general I/O port settings
In the first chapter, learn I/O first. I/O operation is the most basic, and these registers must be firmly mastered. The difficulty of MSP430 is that it has a large number of registers that need to be...
火辣西米秀 Microcontroller MCU
Can the EPI module of 9B96 be used for AD of parallel interface?
As the title says, can the EPI module of 9B96 be used to access the AD of the parallel interface? Why does the EPI module emphasize the address bus and the EPI clock? These don't seem to be prepared f...
Yawness Microcontroller MCU
PWM principle PWM frequency and duty cycle detailed explanation
What is PWM?Pulse Width Modulation (PWM), short for "Pulse Width Modulation", is a very effective technology that uses the digital output of a microprocessor to control analog circuits. It is widely u...
Jacktang Analogue and Mixed Signal
FPGA pin senses the frequency-doubled signal
I am using Altera cycloneIII, with an external 20M crystal oscillator and an internal 1:1 PLL (PLL input is 20M, output is also 20M). I am sensing 40M pulse waveforms on many pins. What is the reason?...
wonderglass FPGA/CPLD
pic stopwatch problem!!!!!! Urgent!!!
#include#define uchar unsigned char #define uint unsigned long int #define RS RB4 #define E RE2 #define UPKEY RB1 #define DOWNKEY RB2 #define CLRKEY RB5 uchar table[]=" 000:000:000 "; uchar ys,count,T...
ageless Microchip MCU
PCB Layout written test questions
[size=6]The written test questions are posted here for everyone to discuss and to provide help for newcomers who will be interviewed later. [/size]...
freeelectron PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 689  1795  2928  1043  1828  14  37  59  21  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号