EEWORLDEEWORLDEEWORLD

Part Number

Search

MKX2AW35606A00MSC9

Description
Film Capacitors MKP-X2 0.56 F 305 VAC 9x19x31.5 PCM27.5
CategoryPassive components   
File Size308KB,9 Pages
ManufacturerWIMA
Websitehttps://www.wima.de/
Download Datasheet Parametric View All

MKX2AW35606A00MSC9 Online Shopping

Suppliers Part Number Price MOQ In stock  
MKX2AW35606A00MSC9 - - View Buy Now

MKX2AW35606A00MSC9 Overview

Film Capacitors MKP-X2 0.56 F 305 VAC 9x19x31.5 PCM27.5

MKX2AW35606A00MSC9 Parametric

Parameter NameAttribute value
Product CategoryFilm Capacitors
ManufacturerWIMA
Capacitance0.56 uF
Voltage Rating DC305 VDC
Tolerance20 %
Length31.5 mm
Width9 mm
Height19 mm
Capacitance - nF560 nF
Capacitance - pF560000 pF
Unit Weight0.282192 oz
WIMA MKP-X2 R
Metallized Polypropylene (PP)
RFI-Capacitors Class X2 with Internal Series Connection
PCM 15 mm to 48.5 mm
Special Features
˜
Reliable self-healing
˜
Increased corona inception level
due to internal series connection
˜
High degree of interference
suppression due to good
attenuation and low ESR
˜
According to RoHS 2011/65/EU
D
Electrical Data
Capacitance range:
0.033
mF
to 10
mF
(E12-values on request)
Rated voltage:
400 VAC
Continuous DC voltage*
(general guide):
T
1000 V
Capacitance tolerances:
±20%, ±10% (±5% available subject
to special enquiry)
Operating temperature range:
–55+ C to +105+ C
Climatic test category:
55/105/56 in accordance with IEC
Passive flammability class:
B for capacitors with V
1750 mm
3
C for capacitors with V
T
1750 mm
3
Insulation resistance
at +20+ C:
C
T
0.33
mF:
15 x10
3
C
0.33
mF:
5 000 sec (M¸ x
mF)
Measuring voltage: 100 V/1 min.
Dissipation factors
at +20° C: tan
d
at f
1 kHz
10 kHz
100 kHz
C
T
0.1
mF
T
4 x 10
-4
T
6 x 10
-4
T
25 x 10
-4
Test specifications:
In accordance with IEC 60384-14
Maximum pulse rise time:
100 V/msec for pulses equal to a voltage
amplitude with 2 x 400 VAC = 565 V
according to IEC 60384-14
Test voltage:
C
T
1.0
mF:
2260 VDC, 2sec.
C
1.0
mF:
1800 VDC, 2sec.
Reliability:
Operational life
300 000 hours
Failure rate
2 fit (0.5 x U
r
and 40) C)
Typical Applications
Class X2 RFI applications to meet
EMC regulations
˜
Capacitors connected to the mains
between phase and neutral or
phase conductors
˜
General requirements, pulse peak
voltage
T
2.5 kV
As capacitor voltage divider in appli-
cations requiring a high capacitance
stability over time
Construction
Dielectric:
Polypropylene (PP) film
Capacitor electrodes:
Vacuum-deposited
Internal construction:
Dielectric
Vacuum-deposited
electrode
Metal contact layer
(schoopage)
Terminating wire
0.1
mF
< C
T
1.0
mF
T
5 x 10
-4
T
8 x 10
-4
C > 1.0
mF
T
10 x 10
-4
Mechanical Tests
Pull test on pins:
10 N in direction of pins
according to IEC 60068-2-21
Vibration:
6 hours at 10 ... 2000 Hz and 0.75 mm
displacement amplitude or 10 g in
accordance with IEC 60068-2-6
Low air density:
1kPa = 10 mbar in accordance with
IEC 60068-2-13
Bump test:
4000 bumps at 390 m/sec
2
in
accordance with IEC 60068-2-29
* The permissible pulse rise time du/dt (F
max
.)
will be subject to a reduction according to
F
max.
= F
r
x 2 x UAC / UDC
if the DC operating voltage UDC is higher
than 2 x UAC
Packing
Available taped and reeled up to and
including case size 15 x 26 x 31.5 /
PCM 27.5 mm.
Detailed taping information and graphs
at the end of the catalogue.
Encapsulation:
Solvent-resistant, flame-retardant plastic
case with epoxy resin seal, UL 94 V–0
Terminations:
Tinned wire.
Marking:
Colour: Red. Marking: Black.
For further details and graphs please
refer to Technical Information.
02.15
79
Question about 74HC14 input pin
What is the maximum voltage of the 74HC14 input pin? I can't tell from the manual. There is a DUT device under test in the picture, but I don't know what its structure is like?...
ena MCU
How to calculate square root using CORDIC algorithm?
How to calculate square root using CORDIC algorithm?...
ssawee FPGA/CPLD
6678 Byte alignment issue during srio write operation
6678 communicates with FPGA, FPGA acts as the srio initiator and operates SL2 of 6678. It is found that 6678 only supports writing 64-bit data. When FPGA writes 32-bit data, the data in SL2 will be mi...
Stephen DSP and ARM Processors
Research on Improved Algorithm of Bresenham Line Generation
[i=s] This post was last edited by paulhyde on 2014-9-15 09:21 [/i] Research on Improved Bresenham Generation Algorithm for Straight Lines...
tmstd Electronics Design Contest
MSP430FR2311 LaunchPad Development Kit
Main DocumentsMSP430FR2311 LaunchPad Development Kit (MSP-EXP430FR2311) User's Guide(PDF5436KB)2017年 8月 30日(英文內容)MSP-EXP430FR2311 software examples and design filesView all technical documents (35)des...
Aguilera Microcontroller MCU
Compilation Warnings
What is the reason for the following warning? clk is the input global clock. Warning: Found pins functioning as undefined clocks and/or memory enables Info: Assuming node "clk" is an undefined clock I...
火箭_1991 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2398  2432  477  599  26  49  10  13  1  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号