EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01LG-1108CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3QV01LG-1108CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01LG-1108CDI8 - - View Buy Now

8N3QV01LG-1108CDI8 Overview

Programmable Oscillators

8N3QV01LG-1108CDI8 Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
ProductVCXO
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
【Uncle T's Library】HT66F Flash MCU Principles and Practice Compilation Edition Color HD Bookmark Edition
[i=s]This post was last edited by tyw on 2015-12-22 13:59[/i] [backcolor=white]The first chapter introduction and several tables in the appendix are missing. Haha, the Wanbao book is missing a corner....
tyw Download Centre
Huawei Simulation Technology Lecture Notes (Volumes 1 and 2)
Main chapters: Chapter 1 Introduction to Common Transistor Principles Chapter 2 Introduction to Operational Amplifiers Chapter 3 Introduction to Oscillator Circuit Principles Chapter 4 Phase-Locked Lo...
maylove Analogue and Mixed Signal
LeCroy's 2010 High-Speed Serial Data Test Technology Tour Seminar was successfully held
LeCroy's 2010 High-Speed Serial Data Test Technology Tour Seminar was successfully held...
安_然 Test/Measurement
A veteran engineer's footprints
[font=微软雅黑]When we are busy and work shallowly and live shallowly every day, we really cherish the fact that there is such an elder who can let us stop our busy steps, slowly settle down, and talk abo...
soso Integrated technical exchanges
Spartan6 Block RAM FIFO clock problem
Hey guys, this is my first time posting in the forum. I have only been in contact with FPGA for a month. I feel that it is easy to get started, but it is difficult to learn in depth. Help ! ! ! When u...
shenqizhiren FPGA/CPLD
【FAQ】Enabling secure authentication with TrustFlex secure elements and Microsoft Azure | Microchip Seminar
Live Topic: Secure Authentication with TrustFlex Secure Element and Microsoft Azure | Microchip Security Solutions Seminar Series 5Contents: TrustFLEX secure element is a pre-configured device that ca...
EEWORLD社区 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 403  1054  184  1331  864  9  22  4  27  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号