8N3Q001EG-1124CDI datasheet, PDF

Datasheet> All Categories > Passive components> 8N3Q001EG-1124CDI

8N3Q001EG-1124CDI: DescriptionProgrammable Oscillators; CategoryPassive components; File Size170KB，21 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N3Q001EG-1124CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N3Q001EG-1124CDI	-	-	View	Buy Now

8N3Q001EG-1124CDI Overview

Programmable Oscillators

8N3Q001EG-1124CDI Parametric

Parameter Name	Attribute value
Product Category	Programmable Oscillators
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product	XO

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N3Q001 REV G

DATA SHEET

General Description

The IDT8N3Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVPECL clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N3Q001

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N3Q001GCD REVISION A

MARCH 6, 2012

Recommended Resources

pulse width detector circuit

M668 touch step dimming light circuit

Infrared thermometer control circuit diagram

Simple PWM DC motor speed regulation circuit

Capacitor step-down economical light circuit

Video amplifier circuit: TDA6108

Problems with running evc applications.: Why do I always get the message "Cannot find this file" when I click the generated exe file in the StandardsDk Emulator when I use the application developed by EVC? Is the path correct? How should I s...; 强化工业 Embedded System

As an interviewer, I am confused about the interviewee: Due to business needs, I have also interviewed many people. After asking about the basic situation, I will ask one or two questions related to the profession. What I didn't expect was that among those...; 向农 Talking about work

Send some circuit books! ~: Give out some circuit books so that students can directly refer to them when they DIY! ~[[i]This post was last edited by wanghongyang on 2010-10-7 20:00[/i]]...; wanghongyang DIY/Open Source Hardware

gmake: *** CreatePipe() failed (e=161). stop: When I compile a project with CCS4.2, the final result is gmake: *** CreatePipe() failed (e=161). stop. After testing, I found that there is no problem if I delete a .c source file. If I add it back, ...; dsppanke DSP and ARM Processors

How to define an array in vhdl?: When using the RAM IP core for read and write operations, an array is used to store the values written into the RAM. The following is the code, but it fails to compile and an Error (10476): VHDL error...; huangfujing FPGA/CPLD

About 12864: I want to be able to input any number using the keys according to the position of the cursor, and the position of the cursor can change. How should I write this control statement?...; c51arm7 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components