71V2556S166PFGI datasheet, PDF

Datasheet> All Categories > storage> 71V2556S166PFGI

71V2556S166PFGI: DescriptionSRAM 4M X36 2.5V I/O SLOW ZBT; Categorystorage; File Size304KB，25 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

71V2556S166PFGI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	71V2556S166PFGI	-	-	View	Buy Now

71V2556S166PFGI Overview

SRAM 4M X36 2.5V I/O SLOW ZBT

71V2556S166PFGI Parametric

Parameter Name	Attribute value
Product Category	SRAM
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	Details
Memory Size	4 Mbit
Organization	128 k x 36
Access Time	3.5 ns
Maximum Clock Frequency	166 MHz
Interface Type	Parallel
Supply Voltage - Max	2.5 V
Supply Voltage - Min	3.3 V
Supply Current - Max	350 mA
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Package / Case	TQFP-100
Packaging	Tray
Height	1.4 mm
Length	20 mm
Memory Type	SDR
Moisture Sensitive	Yes
Factory Pack Quantity	72
Type	Synchronous
Width	14 mm
Unit Weight	0.023175 oz

Preview

Download Datasheet

View All

128K x 36

3.3V Synchronous ZBT™ SRAMs

2.5V I/O, Burst Counter

Pipelined Outputs

◆

IDT71V2556S/XS

IDT71V2556SA/XSA

Features

128K x 36 memory configurations

Supports high performance system speed - 166 MHz

(3.5 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 2.5V I/O Supply (V

DDQ)

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

complaint)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP) and 119 ball grid array (BGA)

Description

The IDT71V2556 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit)

synchronous SRAM. It is designed to eliminate dead bus cycles when

turning the bus around between reads and writes, or writes and reads.

Thus, they have been given the name ZBT

, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock

cycle, and two cycles later the associated data cycle occurs, be it read

or write.

The IDT71V2556 contains data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V2556 to be

suspended as long as necessary. All synchronous inputs are ignored

when (CEN) is high and the internal device registers will hold their previous

values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be initiated.

However, any pending data transfers (reads or writes) will be completed.

The data bus will tri-state two cycles after chip is deselected or a write is

initiated.

The IDT71V2556 has an on-chip burst counter. In the burst mode, the

IDT71V2556 can provide four cycles of data for a single address

presented to the SRAM. The order of the burst sequence is defined by the

LBO

input pin. The

LBO

pin selects between linear and interleaved burst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V2556 SRAMs utilize IDT's latest high-performance CMOS

process and are packaged in a JEDEC standard 14mm x 20mm 100-pin

thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Pin Description Summary

-A

, CE

CEN

CLK

ADV/

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Ad d re ss Inp uts

Chip Enab le s

Outp ut Enab le

Re ad /Write Sig nal

Clo ck Enab le

Ind ivid ual Byte Write Se le cts

Clo ck

Ad vance b urst ad d re ss / Lo ad ne w ad d re ss

Line ar / Inte rle ave d Burst Ord e r

Te st Mo d e Se le ct

Te st Data Inp ut

Te st Clo ck

Te st Data Outp ut

JTAG Re se t (Op tio nal)

S le e p Mo d e

Data Inp ut / Outp ut

Co re Po we r, I/O Po we r

Gro und

Inp ut

Outp ut

Inp ut

I/O

Sup p ly

Synchro no us

Asynchro no us

Synchro no us

N/A

Synchro no us

Static

Synchro no us

N/A

Synchro no us

Asynchro no us

Synchro no us

Static

4875 tb l 01

Integrated Device Technology, Inc.

APRIL 2011

DSC-4875/12

Recommended Resources

A homemade infrared automatic door controller circuit diagram

Voltage stabilizing circuit composed of silicon voltage regulator tubes and resistors

Heavy load starting thermal relay protection circuit 2

Contactless stand-alone AC voltage regulating circuit

Reversible jog, starting hybrid control

Temperature measurement circuit composed of solid-state non-volatile precision potentiometer

FPGA lossless fixed-point: [color=#333333]I took a DJI written test a few days ago. One of the questions was how to do lossless fixed-point conversion of 12.918. What is the minimum bit width? [/color] [color=#333333]I looked a...; CoffeeOrTea FPGA/CPLD

Students from Huaqing Yuanjian please come in～～～: Have you ever been to Huaqing Yuanjian for training? How is the employment class I mentioned? Can you give me some advice? Does anyone know Shangguan? How is it? I want to go for training, because if ...; wm109947 Embedded System

2007 National Undergraduate Electronic Design Competition Topic D Programmable Filter: [i=s] This post was last edited by paulhyde on 2014-9-15 09:19 [/i] Can anyone help me analyze the topic as shown in the title? This is my first time participating in an electronic design competition....; jogoskooo Electronics Design Contest

Shutdown issue of 34063 boost circuit: Regarding the shutdown problem of the 34063 boost circuit, the backlight part of an LCD product needs to be driven by 34063, with a 5V input and boosted to about 26V. The circuit diagram is shown in F...; qwqwqw2088 Power technology

Accelerometer and gyroscope_Principle of geomagnetic attitude calculation: ...; lovelee MCU

Temperature control circuit with simple artificial intelligence: [align=center][align=center][font=宋体][size=12pt]Temperature control circuit with simple artificial intelligence[/size][/font][/align][/align][font=宋体]Temperature control circuit with simple artificial...; yuandayuan6999 DIY/Open Source Hardware

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components