S25FL128SAGNFV010 datasheet, PDF

Datasheet> All Categories > storage> S25FL128SAGNFV010

S25FL128SAGNFV010: DescriptionFlash Memory Nor; Categorystorage; File Size229KB，10 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

S25FL128SAGNFV010 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	S25FL128SAGNFV010	-	-	View	Buy Now

S25FL128SAGNFV010 Overview

Flash Memory Nor

S25FL128SAGNFV010 Parametric

Parameter Name	Attribute value
Product Category	Flash Memory
Manufacturer	Cypress Semiconductor
RoHS	Details
Mounting Style	SMD/SMT
Package / Case	WSON-8
Memory Size	128 Mbit
Interface Type	SPI
Memory Type	NOR
Speed	133 MHz
Supply Voltage - Max	3.6 V
Supply Voltage - Min	2.7 V
Supply Current - Max	100 mA
Operating Temperature Range	- 40 C to + 105 C
Packaging	Tray
Architecture	MirrorBit Eclipse
Data Bus Width	8 bit
Maximum Clock Frequency	133 MHz
Maximum Operating Temperature	+ 105 C
Minimum Operating Temperature	- 40 C
Moisture Sensitive	Yes
Organization	16 M x 8
Standard	Common Flash Interface (CFI)
Factory Pack Quantity	338
Timing Type	Synchronous

Preview

Download Datasheet

View All

SUPPLEMENT

S25FL128S

S25FL256S

128 Mbit (16 Mbyte) and

256 Mbit (32 Mbyte), 3 V, MirrorBit

Flash

This supplementary document provides information on a device designed for limited distribution. It describes how the features,

operation, and ordering options of this device have been enhanced or changed from the standard device on which it is based. The

information contained in this document modifies any information on the same topics established by the data sheets listed in the

Affected Documents/Related Documents table and should be used in conjunction with those documents. This document may also

contain information that was not previously covered by the S25FL128S and S25FL256S data sheets. It is intended for hardware

system designers and software developers of applications, operating systems, or tools.

General Description

Affected Documents/Related Documents

Title

S25FL128S and S25FL256S Data Sheet

Spansion Publication Number

S25FL128S_256S_00

Cypress Document Number

001-98283

Cypress Semiconductor Corporation

Document Number: 002-00627 Rev. *D

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised June 09, 2017

SUPPLEMENT

S25FL128S

S25FL256S

(TBPROT = 0) or to Ones (TBPROT = 1) to select the lowest or highest address main Flash array address range per the table below.

When TBPROT is cleared to a 0, the bottom (zero address) 64 kB or 256 kB of the array is readable. When TBPROT is set to a 1,

the top (maximum address) 64 kB or 256 kB of the array is readable. The selection of 64 kB or 256 kB depends on the OPN

selection for size of the sector erase command.

Sector size option

64 kB (Hybrid)

256 kB (Uniform)

TBPARM is ignored

TBPARM = 0 (bottom of the chip)

TBPROT = 0

User is confined to the lowest

address sixteen 4 kB sectors.

User is confined to the lowest

address sector

TBPROT = 1

User is confined to the highest

address 64 kB sector

User is confined to highest

address sector

TBPARM = 1 (top of the chip)

TBPROT = 0

User is confined to the lowest

address 64 kB sector

User is confined to the lowest

address sector

TBPROT = 1

User is confined to the highest

address sixteen 4 kB sectors

User is confined to highest

address sector

This address range selection is independent of the bank address register. The Bank Address Register remains at the default value

of zero. The BRWR command does not work during read password mode so the user must be aware to set the BAR to the desired

address immediately after the password unlock to normal read mode.

The PPB bits are protected from program and erase when PPB Lock is 0 and may be programmed or erased when PPB Lock is 1.

The PPB Lock bit is set to 0 by power-on reset or hardware reset — same as in PPB Password Protection Mode.

Read Password Protection Notes:

1. The user can program the ASPR[5] bit to 0 and use read password, or not, as desired.

2. The command sequence for programming, reading, and locking of the Password for Read Password Method is the same

as the default for the PPB Password Method.

3. When the Read Password Mode and Password Protection Mode are enabled (i.e. ASPR[2] and ASPR[5] are

programmed to 0), then all addresses are redirected to the Boot Sector until the password unlocking sequence is properly

entered, with the correct password. At which time, the Read Password Mode is disabled and all addressing will select the

proper location.

4. If a system hardware reset occurs, then the Read Password Mode is re-enabled.

5. ASPR[5] is used to select between Read Password vs. PPB Password options. If ASPR[5]=0 then the device is ready for

Read Password. However, Read Password is not enabled until ASPR[2]=0. At which point, all addresses select only

within the top or bottom sectors, until the device is unlocked with the proper unlocking sequence and Password. When

ASPR[2] is not = 1 the addresses select normally. This allows users to program in code, test it, provide a password, and

then lock it by programming ASPR[2]= 0.

6. The PLBWR command has undefined results if sent when Read Password Protection is in use. The PPB Lock bit may

only be returned to 0 by a hardware reset or power-on reset.

7. Only the read commands and the Password Unlock command are valid during Read Password Mode while the PPB Lock

bit = 1. Other commands are disabled until the password is supplied to enable reading of the entire device and normal

command operation.

8. When Read Password Protection mode is active (ASPR[5]=0, ASPR[2]=0, PPB Lock = 0), reading of the main array is

allowed but forced to have only the boot sector visible via the forcing of memory sector address to zero or ones. Reading

the OTP, DYB, and PPB address space returns undefined data.

9. Programming memory spaces or writing registers is not allowed when Read Password Protection mode is active. The

WRR, WRDI, WREN, ABWR, BRWR, ASPP, CLSR, OTPP, PNVDLR, WVDLR, PLBWR, DYBWR, PPBP, PPBE and

PASSP commands do not change memory or register state when Read Password Protection mode is active. RESET

operates normally, and bus protocol may be modified by resetting mode bits.

10. AutoBoot is disabled when the Read Password feature is enabled, as part of the ASP. This removes any conflicts when

the AutoBoot address is within the Protected Area. The user won’t be able to AutoBoot since a password is required prior

to addressing the “boot” code. Cypress recommends that the ABE Bit 0 should be cleared to 0 when the Read Password

feature is enabled.

11. All ID Read commands - ABh, 90h, 9Fh, and 5Ah (FL512S only) - are enabled and can be used when the device is in

Read Password Protection mode.

Document Number: 002-00627 Rev. *D

Page 4 of 8

Recommended Resources

PFC boost pre-regulator circuit diagram composed of TOP

Thermistor flow measurement circuit

MP3 circuit diagram_torque solution 1

555 high frequency thyristor trigger circuit

555 multi-function power socket circuit

Radio direction finding and PJ-80 direction finding machine circuit

PPC software outsourcing, you can make money: I have a small software project for PPC2003 for outsourcing. If you are interested, please contact me. QQ: 112283879 MSN: jackywj@hotmail.com...; polestar707 Embedded System

MSP430F149 timer programming example: #includevoid main (void) { WDTCTL= WDTPW + WDTHOLD; //Set the watchdog control register and turn off the watchdog/* unsigned char j;//Use external high-frequency crystal oscillator BCSCTL1=~XT2OFF; do...; Aguilera Microcontroller MCU

IAR development lm3s full series tutorial 4: IAR development lm3s full series tutorial 4...; yuhua8688 Microcontroller MCU

Type-c charger related tests: I would like to ask for advice from experts: When testing a TYPE-C charger, if you want to test parameters such as load voltage, load current, short circuit test, etc., you need to connect the charger...; 研发DQA组长 LED Zone

I have a rather stupid question about GPS.: I developed a program to receive GPS data through the serial port on the WinCE platform. First, I practiced the serial port. Now the serial port has been debugged and can send and receive data, and ca...; baixindz Embedded System

Propose a product direction for companies with technical capabilities: Portable personal home stone detection spectrometer This thing is not expensive but has a huge market...; lolonono Medical Electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components