EEWORLDEEWORLDEEWORLD

Part Number

Search

12063C564JAT4A

Description
Multilayer Ceramic Capacitors MLCC - SMD/SMT 25V .56uF X7R 1206 5% Tol
CategoryPassive components    capacitor   
File Size773KB,4 Pages
ManufacturerAVX
Environmental Compliance
Download Datasheet Parametric View All

12063C564JAT4A Online Shopping

Suppliers Part Number Price MOQ In stock  
12063C564JAT4A - - View Buy Now

12063C564JAT4A Overview

Multilayer Ceramic Capacitors MLCC - SMD/SMT 25V .56uF X7R 1206 5% Tol

12063C564JAT4A Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVX
Parts packaging code1206
package instruction, 1206
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time12 weeks
capacitance0.56 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.78 mm
JESD-609 codee3
length3.2 mm
Manufacturer's serial numberX7R
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED, 13 INCH
positive tolerance5%
Rated (DC) voltage (URdc)25 V
seriesSIZE(X7R)
size code1206
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width1.6 mm
X7R Dielectric
General Specifications
X7R formulations are called “temperature stable” ceramics and fall into EIA
Class II materials. X7R is the most popular of these intermediate dielectric
constant materials. Its temperature variation of capacitance is within ±15%
from -55°C to +125°C. This capacitance change is non-linear.
Capacitance for X7R varies under the influence of electrical operating con-
ditions such as voltage and frequency.
X7R dielectric chip usage covers the broad spectrum of industrial
applications where known changes in capacitance due to applied voltages
are acceptable.
PART NUMBER (see page 2 for complete part number explanation)
0805
Size
(L" x W")
5
Voltage
4V = 4
6.3V = 6
10V = Z
16V = Y
25V = 3
50V = 5
100V = 1
200V = 2
500V = 7
C
Dielectric
X7R = C
103
Capacitance
Code (In pF)
2 Sig. Digits + Num-
ber of Zeros
M
Capacitance
Tolerance
J = ± 5%*
K = ±10%
M = ± 20%
*≤1µF only,
contact factory for addi-
tional values
A
Failure
Rate
A = Not
Applicable
T
Terminations
T = Plated Ni
and Sn
Z= FLEXITERM
®
**
2
Packaging
2 = 7" Reel
4 = 13" Reel
A
Special
Code
A = Std. Product
*Optional termination
**See FLEXITERM
®
X7R section
Contact
Factory For
Multiples
NOTE: Contact factory for availability of Termination and Tolerance Options for Specific Part Numbers.
Contact factory for non-specified capacitance values.
111517
19
What are some digital isolators with input enable, similar to ADuM1400?
What are some digital isolators with input enable, similar to ADuM1400? I need several SPI digital signal outputs....
ufozhao202 Analog electronics
Scale Multiplier
We implemented the proportional multiplier in VHDL design based on its working principle. The functions it completes are: ST is the chip select signal. When ST is valid, the output terminal Q will out...
aichangfeng FPGA/CPLD
Ask a question about DSP and ARM communication
I want to make a DSP for image processing and an ARM for control. The DSP chip is TI's VC5402 and the ARM is 2410. I checked the information and found that the two communicate through HPI, and some co...
justsee ARM Technology
A NOVEL BROADBAND DOUBLE BALANCED MIXER FOR THE 18-40 GHZ R
Double balanced mixers have been con techniques** which permit easy integraructed in the 18-40 GHz range, utilizing unique planar transmission line techniques** which permit easy integration of the mi...
JasonYoo Test/Measurement
How do I input an external clock signal into CC2530?
I plan to remove the original 32M crystal oscillator of CC2530 and use FPGA to generate a new 32M clock signal as the crystal oscillator. I want to use a coaxial cable to connect FPGA and CC2530. How ...
读书运动少上网 RF/Wirelessly
Programming suggestions
The following items are some suggestions for a steady and successful design: Naming style: 1. Do not use keywords as signal names; 2. Do not use the VERILOG keyword as a signal name in ; 3. Name the s...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2427  1838  726  938  2691  49  38  15  19  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号