EEWORLDEEWORLDEEWORLD

Part Number

Search

530BC148M500DGR

Description
Standard Clock Oscillators Si530 3.3V LVDS 20ppm tl, 148.5MHz
CategoryPassive components   
File Size1MB,12 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

530BC148M500DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530BC148M500DGR - - View Buy Now

530BC148M500DGR Overview

Standard Clock Oscillators Si530 3.3V LVDS 20ppm tl, 148.5MHz

530BC148M500DGR Parametric

Parameter NameAttribute value
Product CategoryStandard Clock Oscillators
ManufacturerSilicon Laboratories
RoHSDetails
ProductStandard Clock Oscillators
Frequency148.5 MHz
Frequency Stability7 PPM
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatLVDS
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
PackagingReel
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Factory Pack Quantity250
Unit Weight0.006562 oz
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
TO
1 . 4 GH
Z
)
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
OE
2
5
CLK–
GND
3
4
CLK+
Si530 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
2
5
NC
GND
3
4
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
1
6
V
DD
NC
2
5
CLK–
GND
3
4
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.4 5/13
Copyright © 2013 by Silicon Laboratories
Si530/531
Special Considerations for Cyclone III FPGA Hardware Circuit Power Design
Cyclone III requires the following power supplies:Vccint: core power supply;Vccio: Bank1 ~ Bank8, input and output BUFFER power supply;VccA : Analog PLL power supplyVccD : Digital PLL power supply Reg...
eeleader FPGA/CPLD
Use op amps to build a circuit to implement sign(x)
Dear experts, I am doing an orcad simulation recently. The purpose of the simulation is to use an op amp to build a circuit to implement a second-order differential equation. One of the terms in the s...
binghhzgl Analog electronics
Questions about PCB layout and wiring
[font=宋体][size=5]Recently, when I was doing PCB design, I was chatting with an old engineer. He said that the wiring of the power ground must form a loop. It is not possible to directly connect all th...
天行漫步 PCB Design
Can VC6 realize serial port communication between 51 and PC?
If so, how can I do it? What if I use 51 virtual machine (software)?...
gjenny Embedded System
Yu Minhong's speech at Peking University's 2008 opening ceremony
Yu Minhong's speech at Peking University's 2008 opening ceremony...
qpzianeng Talking
51 MCU read and write USB disk problem ~~~ First aid
The defense is coming soon, but it has not been adjusted yet! ! 1. Most USB flash drives are in FAT32 system. I want to format it in FAT16 system. Is it okay? How to format it specifically? Will there...
dule Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1230  271  810  1565  546  25  6  17  32  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号