EEWORLDEEWORLDEEWORLD

Part Number

Search

5CGXBC3B7U19C8N

Description
FPGA - Field Programmable Gate Array FPGA - Cyclone V GX 1190 LABs 240 IOs
Categorysemiconductor    Programmable logic devices   
File Size835KB,41 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5CGXBC3B7U19C8N Online Shopping

Suppliers Part Number Price MOQ In stock  
5CGXBC3B7U19C8N - - View Buy Now

5CGXBC3B7U19C8N Overview

FPGA - Field Programmable Gate Array FPGA - Cyclone V GX 1190 LABs 240 IOs

5CGXBC3B7U19C8N Parametric

Parameter NameAttribute value
Product CategoryFPGA - Field Programmable Gate Array
ManufacturerAltera (Intel)
RoHSDetails
ProductCyclone V GX
Number of Logic Elements31500
Number of Logic Array Blocks - LABs11900
Number of I/Os240 I/O
Operating Supply Voltage1.1 V
Minimum Operating Temperature0 C
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CaseBGA-484
PackagingTray
Data Rate2.5 Gb/s
Embedded Block RAM - EBR159 kbit
Maximum Operating Frequency800 MHz
Moisture SensitiveYes
Number of Transceivers3 Transceiver
Factory Pack Quantity84
Total Memory1349 kbit
2016.06.10
Cyclone V Device Overview
Subscribe
Send Feedback
CV-51001
The Cyclone
®
V devices are designed to simultaneously accommodate the shrinking power consumption,
cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and
cost-sensitive applications.
Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable
for applications in the industrial, wireless and wireline, military, and automotive markets.
Cyclone V Device Handbook: Known Issues
Lists the planned updates to the Cyclone V Device Handbook chapters.
Related Information
Key Advantages of Cyclone V Devices
Table 1: Key Advantages of the Cyclone V Device Family
Advantage
Supporting Feature
Lower power consumption • Built on TSMC's 28 nm low-power (28LP) process technology and
includes an abundance of hard intellectual property (IP) blocks
• Up to 40% lower power consumption than the previous generation
device
Improved logic integration • 8-input adaptive logic module (ALM)
and differentiation capabil‐ • Up to 13.59 megabits (Mb) of embedded memory
ities
• Variable-precision digital signal processing (DSP) blocks
Increased bandwidth
capacity
Hard processor system
(HPS) with integrated
ARM
®
Cortex
-A9
MPCore processor
• 3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers
• Hard memory controllers
• Tight integration of a dual-core ARM Cortex-A9 MPCore processor,
hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data coherency
between the processor and the FPGA fabric
2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Usage of MSP430F249 DA
Is there any 249DA process code? I want to use the internal DA to generate a sine signal. The signal data is stored in the ROM, but I don't know how to use the DA module and can't find relevant inform...
qq6853988 Microcontroller MCU
[SINA31 Review] No.2. Verify the body
[i=s] This post was last edited by ljj3166 on 2016-8-6 23:20 Edit[/i] [align=left][font=宋体]Simply scanned the schematic diagrams of the core board and the baseboard[/font][/align][align=left][font=宋体]...
ljj3166 Embedded System
Altera-modesim simulation error
When I was doing timing simulation recently, I kept getting the error Warning: (vsim-SDF-3445) Failed to parse SDF file "edge_dect_v.sdo". It didn't happen before. When I loaded the SDF, I checked the...
火箭_1991 FPGA/CPLD
Can different DRAMs be mixed and matched?
Computer DIY users often encounter a situation: they want to replace a new DRAM module, but they may have another DRAM and worry that the two are incompatible. So, can DRAMs of different generations, ...
eric_wang DIY/Open Source Hardware
Encouragement: For those born in the 80s who are approaching their 30s
Someone asked Xiaojie, how old are you, why do people call you uncle? I was speechless. Compared with those born in the 90s, we are really old. Now I repost an article, hoping to encourage you born in...
mikyrxfj Talking
help2416_JSON_Transmit_How to use open source code
[b][color=#008080]I. Introduction to JSON[/color][/b] JSON stands for JavaScript Object Natation. It is a lightweight data exchange format that is very suitable for interaction between servers and Jav...
lyzhangxiang Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 897  969  207  2379  2800  19  20  5  48  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号