®
ADE3700
Analog LCD Display Engine for XGA and SXGA Resolutions
TARGET SPECIFICATION
Feature Overview
s
Programmable Context Sensitive™ Scaling
s
High-quality Up-scaling and Down-scaling
s
Integrated 9-bit ADC/PLL
s
IQSync™ AutoSetup
s
Integrated programmable Timing Controller
s
Integrated Pattern Generator
s
Perfect Picture™ Technology
s
sRGB 3D Color Warp
s
Integrated OSD
s
Advanced EMI reduction features
s
Framelock operation with Safety Mode™
s
Serial I²C interface
s
Low power 0.18 µm process technology
General Description
ADE3700 devices are a family of highly-integrated
display engine ICs, enabling the most advanced,
flexible, and cost-effective system-on-chip solutions
for analog-only input LCD display applications.
The ADE3700 covers the full range of XGA and
SXGA analog-only applications including Smart
Panel designs.
The ADE3700 family is pin-to-pin compatible and
comes in a low-cost, 128-pin LQFP package.
ADE3700 devices use the same software platform
and are backward-compatible with the previous
generation of ADE3xxx Scaling Engines.
Microcontroller
I²C
Line-Lock
PLL
On-Screen
Display Engine
Firmware ROM
Pattern
Generator
Analog
RGB
Video
Signals
Triple
9-bit
ADC
Fast and accurate
adjustments of:
•Phase
•Position
•Level
•Clock
Interlace
Mode
Detection
IQ Scaling™
Engine with
Context Sensitive™
Filtering
EMI Reduction
• Per Pin Delay
• Slew Rate Control
• Spread Spectrum
• Data Inversion
ADE 3700
Programmable Timing Controller (TCON)
30-bit Programmable Gamma Table
RSDS
LVCMOS
Programmable
Output Formatter
To TFT
LCD
Panel
sRGB 3D Color Warp
Temporal & Spatial
Dithering
LCD Scaler Product Selector
Output Format Support
Product
Package
Resolution
ADE3700X
ADE3700XT
ADE3700SX
128 LQFP
128 LQFP
128 LQFP
Up to XGA 75 Hz
Up to XGA 75 Hz
Up to SXGA 75 Hz
Yes
Input Interface Support
Analog
Yes
Yes
Yes
TCON
DVI
YUV
October 2003
This is preliminary information on a new product forseen to be developed. Details are subject to change without notice.
1/89
ADE3700
Third Generation Context Sensitive™ Scaler
q
q
OSD Engine
q
q
q
Sharper text with Edge Enhancement
RAM based coefficients for unique
customization
5:1 Upscale and 2:1 Downscale
Independent X - Y axis zoom and shrink
256 RAM based 12x18 characters
1- and 4-bit per pixel color characters
Bordering, shadowing, transparency, fade-in,
and fade-out effects
Supports font rotation
Up to 4 sub windows
32-entry TrueColor LUT
q
q
q
q
q
Analog RGB input
q
q
q
140 MHz 9-bit ADC
Ultra low jitter digital Line Lock PLL
Composite Sync and Sync on Green support
Programmable Timing Controller (TCON)
q
IQsync™ AutoSetup
q
Highly programmable support for XGA
SmartPanels
Dual-function LVCMOS and RSDS outputs
Supports 18-, 24-, 36-, and 48-bit RSDS
outputs
Advanced Flicker Detection and Reduction
12 programmable timing signals for row/
column control
Wide range of drivers & TCON compatibility
Simulation tools for easy programming
Supports complex polarity generation for IPS
panels
AutoSetup configures phase, clock, level, and
position
Supports continuous calibration for reduced
user intervention
Automatically detects activity on input
Compatible with all standard VESA and GTF
modes
q
q
q
q
q
q
q
q
q
q
Perfect Picture™ Technology
q
q
Programmable 3D Color Warp
Digital brightness, contrast, hue, and
saturation gamma controls for all inputs
Simple white point control
Compatible with sRGB standard
Video & Picture windowing
Supports up to 7 different windows
Independent window controls for contrast
brightness, saturation, hue and gamma
Advanced EMI Reduction Features
q
q
q
q
q
q
Flexible data inversion / transition
minimization, single, dual, and separate
Per pin delay, 0 to 6ns in 0.4ns increments
Adaptive Slew Rate control outputs
Differential clock
Spread spectrum -programmable digital FM
modulation of the output clock with no
external components
q
q
q
q
Perfect Color™ Technology
q
q
q
True color dithering for 12- and 18-bit panels
Temporal and spatial dithering
30-bit programmable gamma table
Output Format
q
q
q
Supports resolutions up to SXGA @ 75Hz
Supports 6- or 8-bit Panels
Supports double or single pixel wide formats
2/89
ADE3700
Table of Contents
Chapter 1
1.1
General Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5
Pin Descriptions .................................................................................................................. 7
Chapter 2
2.1
2.2
2.3
2.4
2.5
2.6
2.7
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Global Control .................................................................................................................... 11
FM Frequency Synthesizer ................................................................................................ 16
Analog-to-Digital Converter (ADC) ..................................................................................... 17
Line Lock PLL .................................................................................................................... 18
Sync Retiming (SRT) ......................................................................................................... 23
Sync Measurement ............................................................................................................ 25
Sync Multiplexer (SMUX) ................................................................................................... 32
2.7.1
2.7.2
Functional Description .......................................................................................................................33
Example .............................................................................................................................................34
2.8
2.9
Data Multiplexer ................................................................................................................. 37
Data Measurement (DMEAS) ............................................................................................ 38
2.9.1
2.9.2
2.9.3
2.9.4
2.9.5
2.9.6
2.9.7
Edge Intensity ....................................................................................................................................38
Pixel Sum ...........................................................................................................................................38
Minimum/Maximum Pixel ...................................................................................................................38
Pixel Cumulative Distribution (PCD) ..................................................................................................39
Horizontal Position .............................................................................................................................39
Vertical Position .................................................................................................................................39
DE Size ..............................................................................................................................................40
2.10
2.11
LCD Scaler ......................................................................................................................... 42
Output Sequencer .............................................................................................................. 45
2.11.1
2.11.2
2.11.3
Frame Synchronization ......................................................................................................................45
Timing Unit .........................................................................................................................................45
Signal Generation ..............................................................................................................................45
2.12
2.13
Timing Controller (TCON) .................................................................................................. 48
Pattern Generator .............................................................................................................. 54
2.13.1
2.13.2
2.13.3
Screen Split .......................................................................................................................................54
Pattern Engine ...................................................................................................................................55
Borders ..............................................................................................................................................55
2.14
sRGB .................................................................................................................................. 60
2.14.1
2.14.2
Parametric Gamma, Digital Contrast / Brightness on Multiple Windows ...........................................60
Color Space Warp ..............................................................................................................................60
2.15
2.16
On-Screen Display (OSD) .................................................................................................. 62
2.15.1
OSD Access via I2C ..........................................................................................................................62
Flicker ................................................................................................................................. 68
3/89
ADE3700
2.17
2.18
2.19
Gamma ...............................................................................................................................70
APC ....................................................................................................................................71
Output Multiplexer ..............................................................................................................72
2.19.1
2.19.2
2.19.3
Sub Block Function ........................................................................................................................... 73
RSDS ................................................................................................................................................ 76
Per Pin Delay .................................................................................................................................... 77
2.20
2.21
2.22
Pulse Width Modulation (PWM) ..........................................................................................80
DFT Block ...........................................................................................................................81
I²C RAM Addresses ...........................................................................................................83
Chapter 3
3.1
3.2
3.3
3.4
3.5
Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Absolute Maximum Ratings ................................................................................................84
Power Consumption Matrices .............................................................................................84
Nominal Operating Conditions ............................................................................................85
Preliminary Thermal Data ...................................................................................................85
Preliminary DC Specifications ............................................................................................85
3.5.1
3.5.2
3.5.3
3.5.4
LVTTL 5 Volt Tolerant Inputs With Hysteresis ................................................................................... 85
LVTTL 5 Volt Tolerant Inputs ............................................................................................................. 85
LVTTL 5 Volt Tolerant I/O With Hysteresis ........................................................................................ 86
LVTTL Outputs .................................................................................................................................. 86
3.6
Preliminary AC Specifications ...........................................................................................86
Chapter 4
Chapter 5
Package Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
4/89
ADE3700
1
General Information
The ADE3700 family of devices is capable of implementing all of the advanced features of today’s
LCD monitor products. For maximum flexibility, an external microcontroller (MCU) is used for
controlling the ADE3700 and other monitor functions.
Figure 1: ADE3700 Block Diagram
DATA
CTRL
DMEAS
Timing Controller
Output Format
Color
Management
OSD
SMEAS
SCLK
Frequency
Synthesizer
SCLK
Pattern
Generator
DOTCLK
FM
Freq. Synthesizer
GAMMA
LUT
Blocks Used
GLBL
SMEAS
LLK
ADC
OSD
SCALER
GAMMA
SRGB
OUTSEQ
TCON
APC
OMUX
SMEAS
Analog
Port
LCD
Scaler
LLKPLL
INCLK
The ADE3700 architecture unburdens the MCU from all data-intensive pixel manipulations,
providing an optimal blend of features and code customizing without incurring the cost of a 16-bit
processor or memory. The key interactions between the monitor MCU and the ADE3700 can be
broken down into the features shown in the table below.
Table 1: ADE3700 Features (Sheet 1 of 2)
Feature
Power-up /
Initialize
Description of ADE3700 Operation
When power is first applied, the ADE3700 is asynchronously reset from a pin.
The MCU typically programs the ADE3700 with a number of default values
and sets up the ADE3700 to identify activity on any of the input pins. All pre-
configured values and RAMs, such as DVI settings, line-lock PLL settings,
OSD characters, LCD timing values (output sequencer), scale kernels,
gamma curves, sRGB color warp, APC dithering, output pin configuration
(OMUX), etc. can be pre-loaded into the ADE3700. The typical end state is
that the ADE3700 is initialized into a low power mode, ready to turn active
once the power button is pressed.
Pages
11
25
18
17
62
42
70
60
45
48
71
72
25
Activity Detect
When the monitor has been powered on, the inputs can be monitored for
active video sources. Based on the activity monitors, the MCU chooses an
input or power down state.
5/89
京公网安备 11010802033920号
EEWORLD
