EEWORLDEEWORLDEEWORLD

Part Number

Search

HCTS04MS

Description
HCT SERIES, HEX 1-INPUT INVERT GATE, CDIP14
Categorysemiconductor    logic   
File Size52KB,9 Pages
ManufacturerIntersil ( Renesas )
Websitehttp://www.intersil.com/cda/home/
Download Datasheet Compare View All

HCTS04MS Overview

HCT SERIES, HEX 1-INPUT INVERT GATE, CDIP14

HCTS04MS
August 1995
Radiation Hardened
Hex Inverter
Pinouts
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T14
TOP VIEW
A1 1
Y1 2
A2 3
Y2 4
A3 5
Y3 6
GND 7
14 VCC
13 A6
12 Y6
11 A5
10 Y5
9 A4
8 Y4
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
• Dose Rate Upset >10
10
RAD
(Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55
o
C to +125
o
C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2
• Input Current Levels Ii
5µA at VOL, VOH
Description
The Intersil HCTS04MS is a Radiation Hardened Hex Inverter. A
logic level on any input forces the output to the opposite logic
state.
The HCTS04MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS04MS is supplied in a 14 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
A1
Y1
A2
Y2
A3
Y3
GND
14 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP3-F14
TOP VIEW
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
A6
Y6
A5
Y5
A4
Y4
TRUTH TABLE
Ordering Information
PART
NUMBER
HCTS04DMSR
TEMPERATURE
RANGE
-55
o
C
to
+125
o
C
SCREENING
LEVEL
Intersil Class
S Equivalent
Intersil Class
S Equivalent
Sample
PACKAGE
INPUTS
An
L
14 Lead SBDIP
H
14 Lead Ceramic
Flatpack
14 Lead SBDIP
OUTPUTS
Yn
H
L
HCTS04KMSR
-55
o
C to +125
o
C
NOTE: L = Logic Level Low,
H = Logic level High
HCTS04D/
Sample
HCTS04K/
Sample
HCTS04HMSR
+25
o
C
Functional Diagram
An
(1, 3, 5, 9, 11, 13)
Yn
(2, 4, 6, 8, 10, 12)
+25
o
C
Sample
14 Lead Ceramic
Flatpack
Die
+25
o
C
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
380
518776
2140.2
DB NA

HCTS04MS Related Products

HCTS04MS HCTS04DMSR HCTS04D HCTS04HMSR HCTS04K HCTS04KMSR
Description HCT SERIES, HEX 1-INPUT INVERT GATE, CDIP14 HCT SERIES, HEX 1-INPUT INVERT GATE, CDIP14 HCT SERIES, HEX 1-INPUT INVERT GATE, CDIP14 HCT SERIES, HEX 1-INPUT INVERT GATE, UUC14 HCT SERIES, HEX 1-INPUT INVERT GATE, CDIP14 HCT SERIES, HEX 1-INPUT INVERT GATE, CDFP14

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1455  2272  2489  2060  2090  30  46  51  42  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号