EEWORLDEEWORLDEEWORLD

Part Number

Search

MCM32A732SG33

Description
128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems
Categorystorage    storage   
File Size82KB,12 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

MCM32A732SG33 Overview

128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems

MCM32A732SG33 Parametric

Parameter NameAttribute value
MakerMotorola ( NXP )
package instructionDIMM, DIMM112
Reach Compliance Codeunknow
ECCN codeEAR99
Maximum access time25 ns
Other featuresBYTE WRITE; 16K X 10 CACHE TAG; 8K X 1 DIRTY BIT
I/O typeCOMMON
JESD-30 codeR-XDMA-N112
memory density1048576 bi
Memory IC TypeCACHE TAG SRAM MODULE
memory width32
Number of functions1
Number of ports1
Number of terminals112
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32KX32
Output characteristics3-STATE
ExportableYES
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM112
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Parallel/SerialPARALLEL
power supply5 V
Certification statusNot Qualified
Maximum standby current0.12 A
Minimum standby current4.5 V
Maximum slew rate0.75 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MCM32A732/D
Advance Information
128KB/256KB Secondary Cache
Module
With Tag, Valid, and Dirty for i486
Processor Systems
This family of cache modules is well suited to provide the secondary cache for
the Intel 82420 PCI chipset. This family provides the 128K Byte and 256K Byte
cache sizes with valid, dirty and a choice of 7, 8, or 9 tag bits. The tag/valid bits
have 12 ns access times for zero wait states at 33 MHz clock speeds. The PD
pins map into the configuration register of the 82420 for auto–configuration of the
cache controller during system startup.
Low Profile Edge Connector: Burndy Part Number: CELP2X56SC3Z48
Single 5 V
±
10% Power Supply
All Inputs and Outputs are TTL Compatible
Three State Outputs
Fast Module Cycle Time: Up to External Processor Bus Speed of 33 MHz
Cache Byte Write, Bank Chip Enable, Bank Output Enable
Decoupling Capacitors are Used for Each Fast Static RAM
High Quality Multi–Layer FR4 PWB With Separate Power and Ground Planes
MCM32A732
MCM32A832
MCM32A932
MCM32A764
MCM32A864
MCM32A964
112–LEAD
CARD EDGE
CASE 1112–01
TOP VIEW
1
45
46
56
BurstRAM is a registered trademark of Motorola.
I486 is a registered trademark Intel Corp.
This document contains information on a new product. Specifications and information herein are subject to change without notice.
REV 1
6/95
©
Motorola, Inc. 1994
MOTOROLA FAST SRAM
MCM32A732/764•MCM32A832/864•MCM32A932/964
1

MCM32A732SG33 Related Products

MCM32A732SG33 MCM32A964SG33 MCM32A932SG33 MCM32A864SG33 MCM32A832SG33 MCM32A764SG33
Description 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems
Maker Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP ) Motorola ( NXP )
package instruction DIMM, DIMM112 DIMM, DIMM112 DIMM, DIMM112 DIMM, DIMM112 DIMM, DIMM112 DIMM, DIMM112
Reach Compliance Code unknow unknow unknow unknow unknow unknow
ECCN code EAR99 3A991.B.2.A EAR99 3A991.B.2.A EAR99 3A991.B.2.A
Maximum access time 25 ns 25 ns 25 ns 25 ns 25 ns 25 ns
Other features BYTE WRITE; 16K X 10 CACHE TAG; 8K X 1 DIRTY BIT BYTE WRITE; 16K X 10 CACHE TAG; 16K X 1 DIRTY BIT BYTE WRITE; 16K X 10 CACHE TAG; 8K X 1 DIRTY BIT BYTE WRITE; 16K X 10 CACHE TAG; 16K X 1 DIRTY BIT BYTE WRITE; 16K X 10 CACHE TAG; 8K X 1 DIRTY BIT BYTE WRITE; 16K X 10 CACHE TAG; 16K X 1 DIRTY BIT
I/O type COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code R-XDMA-N112 R-XDMA-N112 R-XDMA-N112 R-XDMA-N112 R-XDMA-N112 R-XDMA-N112
memory density 1048576 bi 2097152 bi 1048576 bi 2097152 bi 1048576 bi 2097152 bi
Memory IC Type CACHE TAG SRAM MODULE CACHE TAG SRAM MODULE CACHE TAG SRAM MODULE CACHE TAG SRAM MODULE CACHE TAG SRAM MODULE CACHE TAG SRAM MODULE
memory width 32 32 32 32 32 32
Number of functions 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1
Number of terminals 112 112 112 112 112 112
word count 32768 words 65536 words 32768 words 65536 words 32768 words 65536 words
character code 32000 64000 32000 64000 32000 64000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 32KX32 64KX32 32KX32 64KX32 32KX32 64KX32
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Exportable YES YES YES YES YES YES
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
encapsulated code DIMM DIMM DIMM DIMM DIMM DIMM
Encapsulate equivalent code DIMM112 DIMM112 DIMM112 DIMM112 DIMM112 DIMM112
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
power supply 5 V 5 V 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum standby current 0.12 A 0.2 A 0.12 A 0.2 A 0.12 A 0.2 A
Minimum standby current 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Maximum slew rate 0.75 mA 1.25 mA 0.75 mA 1.25 mA 0.75 mA 1.25 mA
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO NO NO NO NO
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
How to capture the message of SD card insertion and removal?
How can I capture the SD card plug and unplug message event in WinCE? Experts, please give me some advice! Thank you very much!...
liu21b Embedded System
I'm begging for a solution. The reason why the dual optical path complementary method reduces PSD nonlinearity
I'm begging you to explain why the dual optical path complementary method reduces PSD nonlinearity and what is the principle of how it is reduced....
无名之客 DSP and ARM Processors
What is an optical transceiver?
In monitoring terms, it is a video optical terminal, which is an optoelectronic conversion transmission device that mainly transmits video and other data, audio, switch quantity, Ethernet telephone an...
jek9528 Industrial Control Electronics
Anyone who has encountered the "trojan.agent" Trojan virus can come in and take a look!
Many friends found viruses starting with trojan.agent when they were checking for viruses, and many of them could not be killed, so they asked me for a tool to kill trojan.agent. In fact, trojan.agent...
qufuybj Embedded System
2440 JTAG debugging is normal, but it does not run when burned into NOR
I am learning 2440 programming. The circuit is a classic circuit provided by Samsung. It works fine when debugged in RAM using JTAG, but it does not execute when burned into NOR. I tried to control th...
hlbytt2005 Embedded System
TFT2.4 color LCD display made by NIOS II
I searched for information by myself and made a NIOS II color screen display that can display images, 16x16 and 32x32 Chinese characters, ASCII values, graphic characters, and can display Chinese char...
陈远明 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 763  1155  613  2036  1195  16  24  13  41  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号