EEWORLDEEWORLDEEWORLD

Part Number

Search

570BBC000552DG

Description
Programmable Oscillators PGML XO 8PIN .3ps RMS JITTER (NCNR)
CategoryPassive components   
File Size550KB,37 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

570BBC000552DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570BBC000552DG - - View Buy Now

570BBC000552DG Overview

Programmable Oscillators PGML XO 8PIN .3ps RMS JITTER (NCNR)

570BBC000552DG Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerSilicon Laboratories
RoHSDetails
Frequency10 MHz to 1417.5 MHz
Frequency Stability20 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Output FormatLVDS
ProductXO
Termination StyleSMD/SMT
Package / Case5 mm x 7 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingBulk
Current Rating99 mA
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Factory Pack Quantity1
TypeI2C Programmable
Unit Weight0.006562 oz
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 32.
Pin Assignments:
See page 31.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.5 4/14
Copyright © 2014 by Silicon Laboratories
Is there a better way to remove extreme values and average them?
There are N numbers, assuming N = 8. We need to sum these 8 numbers, find the maximum and minimum values among these 8 numbers, and subtract them from the sum. These 8 numbers are stored in array ABC[...
dontium Microcontroller MCU
Can you give memshow() code under tonardo?
I looked for it online but couldn't find it, many thanks!...
lg7412374123 Embedded System
When it comes to sensors, what is the first thing that comes to your mind?
When it comes to sensors, what is the first thing that comes to your mind?An image?A certain text?A certain symbol?A story?Or are some people completely blank?...
laoguo Talking
I2C operation of RSL10 and reading of acceleration measurement data of KX023
[i=s]This post was last edited by cruelfox on 2021-7-2 20:48[/i]  The I2C interface access of RSL10 can be realized by using the API provided by SDK, of course, you can also operate the registers your...
cruelfox onsemi and Avnet IoT Innovation Design Competition
Dormitory management system for beginners
[media=ra,400,300,0]http://v.youku.com/v_show/id_XMzgxMzA1OTcy.html[/media] A DIY dormitory management system for beginners....
NaCl加强版 DIY/Open Source Hardware
The driver of uda1341 cannot be started
The simulation effect diagram of ModelSim Altera is as follows: The L3 interface control of Udal341 chip is as shown in Figure 1. When Mode_L3 is low (address mode), each rising edge of Sysclk_L3 send...
kready FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 326  2855  2402  949  514  7  58  49  20  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号