Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
High Voltage with Flexible Termination System (HV FT-CAP), C0G Dielectric, 500 – 3,000 VDC (Commercial Grade)
Packaging C-Spec Ordering Options Table
Packaging Type
1
Commercial Grade
1
Bulk Bag
7" Reel/Unmarked
13" Reel/Unmarked
7" Reel/Unmarked/2mm pitch
2
13" Reel/Unmarked/2mm pitch
2
7" Reel
13" Reel/Unmarked
7" Reel/Unmarked/2mm pitch
2
13" Reel/Unmarked/2mm pitch
2
1
1
Packaging/Grade
Ordering Code (C-Spec)
Not required (Blank)
TU
7411 (EIA 0603 and smaller case sizes)
7210 (EIA 0805 and larger case sizes)
7081
7082
3
Automotive Grade
AUTO
AUTO7411 (EIA 0603 and smaller case sizes)
AUTO7210 (EIA 0805 and larger case sizes)
3190
3191
Default packaging is “Bulk Bag”. An ordering code C-Spec is not required for “Bulk Bag” packaging.
The terms “Marked” and “Unmarked” pertain to laser marking option of capacitors. All packaging options labeled as “Unmarked” will contain
capacitors that have not been laser marked. The option to laser mark is not available on these devices. For more information see “Capacitor Marking”.
2
The 2mm pitch option allows for double the packaging quantity of capacitors on a given reel size. This option is limited to EIA 0603 (1608 metric) case
size devices. For more information regarding 2mm pitch option see “Tape & Reel Packaging Information”.
3
Reeling tape options (Paper or Plastic) are dependent on capacitor case size (L” x W”) and thickness dimension. See “Chip Thickness/Tape & Reel
Packaging Quantities” and “Tape & Reel Packaging Information”.
3
For additional Information regarding “AUTO” C-Spec options, see “Automotive C-Spec Information”.
3
All Automotive packaging C-Specs listed exclude the option to laser mark components. The option to laser mark is not available on these devices. For
[i=s] This post was last edited by astwyg on 2014-5-22 21:29 [/i] I was helping a classmate pass on the news and applied for an internship in Baidu's quality department. Unexpectedly, I received a cal...
FPGA uses DSP's xintf interface to communicate with DSP. I have read a lot of information, but I am still confused. How can I make the timing of FPGA consistent with DSP? I have seen people say that d...
Previously, I knew that WEBENCH design was for power supply design. Now I see that its functions are much more powerful. Now I will use this tool to design a low-pass filter circuit. The circuit diagr...
When testing, the input voltage of the component is 13.77V, and the output voltage is 4.99V. Then I added a multimeter in front of the component to measure the input current. At this time, the input v...
[size=4] What is dimension? It is usually taught in middle school physics courses and again in university physics courses. However, I am afraid that most students are still vague about dimension. [/si...
Talking
京公网安备 11010802033920号
EEWORLD
