74LVC16374ADL-T datasheet, PDF

Datasheet> All Categories > logic> logic> 74LVC16374ADL-T

74LVC16374ADL-T: DescriptionFlip Flops 3.3V 16-BIT POS D-TYPE 3-S; Categorylogic logic; File Size733KB，20 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74LVC16374ADL-T Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74LVC16374ADL-T	-	-	View	Buy Now

74LVC16374ADL-T Overview

Flip Flops 3.3V 16-BIT POS D-TYPE 3-S

74LVC16374ADL-T Parametric

Parameter Name	Attribute value
Source Url Status Check Date	2013-06-14 00:00:00
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SSOP
package instruction	SSOP, SSOP48,.4
Contacts	48
Reach Compliance Code	unknown
series	LVC/LCX/Z
JESD-30 code	R-PDSO-G48
JESD-609 code	e4
length	15.875 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
Maximum Frequency@Nom-Sup	100000000 Hz
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	48
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP48,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Sup	7 ns
propagation delay (tpd)	7.5 ns
Certification status	Not Qualified
Maximum seat height	2.8 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	2.7 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	7.5 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74LVC16374A; 74LVCH16374A

16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state

Rev. 11 — 16 January 2013

Product data sheet

1. General description

The 74LVC16374A and 74LVCH16374A are 16-bit edge-triggered flip-flops featuring

separate D-type inputs with bus hold (74LVCH16374A only) for each flip-flop and 3-state

outputs for bus-oriented applications. It consists of two sections of eight positive

edge-triggered flip-flops. A clock input (nCP) and an output enable (nOE) are provided for

each octal.

The flip-flops store the state of their individual D-inputs that meet the set-up and hold time

requirements on the LOW-to-HIGH clock (CP) transition.

When pin nOE is LOW, the contents of the flip-flops are available at the outputs. When pin

nOE is HIGH, the outputs go to the high-impedance OFF-state. Operation of input nOE

does not affect the state of the flip-flops.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be

applied to the outputs. These features allow the use of these devices in mixed 3.3 V and

5 V applications.

Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused

inputs.

2. Features and benefits



5 V tolerant inputs/outputs for interfacing with 5 V logic

Wide supply voltage range from 1.2 V to 3.6 V

CMOS low power consumption

Multibyte flow-through standard pinout architecture

Low inductance multiple supply pins for minimum noise and ground bounce

Direct interface with TTL levels

All data inputs have bus hold (74LVCH16374A only)

High-impedance outputs when V

= 0 V

Complies with JEDEC standard:



JESD8-7A (1.65 V to 1.95 V)



JESD8-5A (2.3 V to 2.7 V)



JESD8-C/JESD36 (2.7 V to 3.6 V)



ESD protection:



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-B exceeds 200 V



CDM JESD22-C101E exceeds 1000 V



Specified from

40 C

to +85

C

and

40 C

to +125

C

74LVC16374ADL-T Related Products

	74LVC16374ADL-T	74LVCH16374ABQ518	74LVC16374ADGG-Q1J	74LVC16374ADL112	74LVCH16374ADL118	74LVC16374ABQ518	74LVCH16374ADL112	74LVCH16374ADL
Description	Flip Flops 3.3V 16-BIT POS D-TYPE 3-S	Flip Flops 74LVCH16374ABQ/HUQFN60U/REEL13	Flip Flops 74LVC16374ADGG-Q100/TSSOP48/RE	Flip Flops 3.3V 16-BIT POS	Flip Flops 16-BIT 5V TOL. I/O	Flip Flops 74LVC16374ABQ/HUQFN60U/REEL13D	Flip Flops 16-BIT 5V TOL. I/O	Flip Flops 16-BIT 5V TOL. I/O BUFFER D
Product Category	-	Flip Flops	-	Flip Flops	Flip Flops	Flip Flops	Flip Flops	-
Manufacturer	-	NXP	-	NXP	NXP	NXP	NXP	-

Recommended Resources

Video driver schematic

Language reversing alarm circuit a (1)

Thyristor-slip motor regulator system block diagram

Single-line human network light-controlled street light switch circuit

AFC amplifier

1098I type programmable microcomputer phase-locked FM transmitter circuit diagram

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components