EEWORLDEEWORLDEEWORLD

Part Number

Search

8761CYILF

Description
Clock Generators u0026 Support Products 17 LVCMOS OUT CLOCK GEN
Categorysemiconductor    Analog mixed-signal IC   
File Size467KB,17 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8761CYILF Online Shopping

Suppliers Part Number Price MOQ In stock  
8761CYILF - - View Buy Now

8761CYILF Overview

Clock Generators u0026 Support Products 17 LVCMOS OUT CLOCK GEN

8761CYILF Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
Package / CaseTQFP-64
PackagingTray
Height1.4 mm
Length10 mm
Moisture SensitiveYes
Factory Pack Quantity160
Width10 mm
Unit Weight0.012720 oz
Low Voltage, Low Skew,
PCI / PCI-X Clock Generator
Datasheet
8761I
Description
The 8761I is a low voltage, low skew PCI / PCI-X clock generator.
The device has a selectable REF_CLK or crystal input. The
REF_CLK input accepts LVCMOS or LVTTL input levels. The
8761I has a fully integrated PLL along with frequency configurable
clock and feedback outputs for multiplying and regenerating
clocks with “zero delay” Using a 20MHz or 25MHz crystal or a
33.333MHz or 66.666MHz reference frequency, the 8761I will
generate output frequencies of 33.333MHz, 66.666MHz, 100MHz
and 133.333MHz simultaneously.
The low impedance LVCMOS/LVTTL outputs of the 8761I are
designed to drive 50Ω series or parallel terminated transmission
lines.
Features
Fully integrated PLL
Seventeen LVCMOS/LVTTL outputs, 15Ω typical output
impedance
Selectable crystal oscillator interface or LVCMOS/LVTTL
REF_CLK
Maximum output frequency: 166.67MHz
Maximum crystal input frequency: 40MHz
Maximum REF_CLK input frequency: 83.33MHz
Individual banks with selectable output dividers for generating
33.333MHz, 66.66MHz, 100MHz and 133.333MHz
simultaneously
Separate feedback control for generating PCI / PCI-X
frequencies from a 20MHz or 25MHz crystal or 33.333MHz or
66.666MHz reference frequency
Cycle-to-cycle jitter: 70ps (maximum)
Period jitter, RMS: 17ps (maximum)
Output skew: 250ps (maximum)
Bank skew: 50ps (maximum)
Static phase offset: 0 ± 150ps (maximum)
Full 3.3V or 3.3V core, 2.5V multiple output supply modes
-40°C to 85°C ambient operating temperature
Available in both standard and lead-free RoHS-compliant
packages
Block Diagram
©2017 Integrated Device Technology, Inc.
1
October 31, 2017
Suzhou Driver Development Technology Learning Group (Recruitment)
It is really difficult to start learning driver by yourself. I want to set up a study group so that everyone can make progress faster. Moreover, Suzhou is a small place and there are still few profess...
weiguozwg Embedded System
Linux porting problem (ARM, 2410)
After I used make zImage to compile the 2.6.13 kernel file, and burned the /arch/arm/boot/zImage file into the board, an error occurred during linux decompression. The error message is as follows: VIV...
woshilaojiang Linux and Android
Saturated Inductor and Its Application in Switching Power Supply
[Author: Li Jinpeng, Yin Huajie, Hou Congling Reposted from: Polaris Electric TechnologyThe classification and basic physical characteristics of saturable inductors are introduced, and the application...
fighting Energy Infrastructure?
Moderator, please ask a question
How to set the AFR function of the port during debugging?...
chuanshuo898 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 947  1642  326  2026  1641  20  34  7  41  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号